会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明申请
    • BIOS framework for accommodating multiple service processors on a single server to facilitate distributed/scalable server management
    • 用于在单个服务器上容纳多个服务处理器以便于分布式/可扩展服务器管理的BIOS框架
    • US20050240669A1
    • 2005-10-27
    • US10811755
    • 2004-03-29
    • Rahul KhannaMallik BulusuVincent Zimmer
    • Rahul KhannaMallik BulusuVincent Zimmer
    • G06F9/50G06F15/173
    • G06F15/177G06F9/4405G06F9/4413G06F9/5055G06F11/3447G06F11/3495
    • BIOS framework for accommodating multiple service processors on a single server to facilitate distributed/scalable server management. During a pre-boot phase for a server, information is collected pertaining to service capabilities supported by each of a plurality of service processors used to service server management requests for a server, wherein the services supported by each service processor are performed via execution of service code associated with that service processor. The service capabilities are aggregated across all of the service processors, and a corresponding unified presentation of service capabilities is provided to a service consumer. End-users are enabled to provide preferences that define a usage order for like services hosted by different service processors within the same system. The BIOS framework can detect the addition or removal of hot-swap cards hosting one or more service processors and associated service code, and update the unified presentation of service capabilities to reflect new added service capabilities or remove previously existing service capabilities.
    • 用于在单个服务器上容纳多个服务处理器以便于分布式/可扩展服务器管理的BIOS框架。 在服务器的预引导阶段期间,收集关于用于服务服务器的服务器管理请求的多个服务处理器中的每一个所支持的服务能力的信息,其中由每个服务处理器支持的服务通过服务执行 与该服务处理器相关联的代码。 服务能力在所有服务处理器之间进行聚合,并向服务使用者提供相应的服务能力统一呈现。 最终用户能够提供定义同一系统内由不同服务处理器托管的类似服务的使用顺序的首选项。 BIOS框架可以检测托管一个或多个服务处理器和相关服务代码的热插拔卡的添加或删除,并更新服务功能的统一呈现以反映新的附加服务功能或删除先前存在的服务功能。
    • 5. 发明申请
    • Interleaved boot block to support multiple processor architectures and method of use
    • 交叉引导块支持多种处理器架构和使用方法
    • US20060129795A1
    • 2006-06-15
    • US11010167
    • 2004-12-10
    • Mallik BulusuVincent ZimmerRahul Khanna
    • Mallik BulusuVincent ZimmerRahul Khanna
    • G06F15/177
    • G06F9/4401
    • A flash memory has an interleaved boot block compatible with multiple processor architectures. The interleaved boot block may include one boot block compatible with a first CPU architecture and another boot block compatible with a second CPU architecture. These two boot blocks may be combined in an interleaved manner in the flash memory so that during a boot process only one of the two boot blocks executes, although both are stored in the flash memory. By interleaving different boot blocks, a common socket computer system capable of supporting multiple processor architectures may be achieved without fully replacing an incompatible basic input/output system (BIOS). Further, the flash memory may contain an updatable portion in which any BIOS segments incompatible with a processor architecture may be updated via a recovery, or update, process.
    • 闪存具有与多种处理器架构兼容的交错引导块。 交错的引导块可以包括与第一CPU架构兼容的一个引导块和与第二CPU架构兼容的另一启动块。 这两个引导块可以以交错方式组合在闪速存储器中,使得在引导过程中,两个引导块中只有一个执行,尽管两者都存储在闪存中。 通过交织不同的引导块,可以在不完全替换不兼容的基本输入/输出系统(BIOS)的情况下实现能够支持多处理器体系结构的公共套接字计算机系统。 此外,闪存可以包含可更新部分,其中可以经由恢复或更新过程来更新与处理器架构不兼容的任何BIOS段。
    • 6. 发明授权
    • Method and system to support network port authentication from out-of-band firmware
    • 从带外固件支持网络端口认证的方法和系统
    • US07587750B2
    • 2009-09-08
    • US10607678
    • 2003-06-26
    • Vincent J. ZimmerRahul KhannaMallik Bulusu
    • Vincent J. ZimmerRahul KhannaMallik Bulusu
    • H04L9/32G06F15/16
    • H04L63/08G06F21/575G06F2221/2103H04L63/10
    • Methods and systems for performing network port authentication without requiring any operating system (OS) complicity are disclosed. Under one method, port authentication instructions are loaded into a protected memory space during a pre-boot of a supplicant system. In response to a port authentication request, the supplicant system's processor is switched to a hidden execution mode and executes the port authentication instructions to authenticate a network port hosted by an authenticator system to which the supplicant system is linked. One authentication process employs an authentication server that authenticates the supplicant via one of various authentication schemes, including an access challenge. Port authentication may also be performed via an out-of-band base management controller that operates independently from an operating system running on the supplicant.
    • 公开了用于执行网络端口认证而不需要任何操作系统(OS)并发的方法和系统。 在一种方法下,在请求者系统的预引导期间,端口认证指令被加载到受保护的存储器空间中。 响应于端口认证请求,请求者系统的处理器被切换到隐藏的执行模式,并且执行端口认证指令以验证由请求方系统链接到的认证器系统托管的网络端口。 一个认证过程采用认证服务器,其通过各种认证方案之一来验证请求者,包括接入质询。 端口认证还可以通过独立于在请求方上运行的操作系统操作的带外基本管理控制器来执行。
    • 7. 发明授权
    • Interleaved boot block to support multiple processor architectures and method of use
    • 交叉引导块支持多种处理器架构和使用方法
    • US07305544B2
    • 2007-12-04
    • US11010167
    • 2004-12-10
    • Mallik BulusuVincent J. ZimmerRahul Khanna
    • Mallik BulusuVincent J. ZimmerRahul Khanna
    • G06F15/177G06F9/24
    • G06F9/4401
    • A flash memory has an interleaved boot block compatible with multiple processor architectures. The interleaved boot block may include one boot block compatible with a first CPU architecture and another boot block compatible with a second CPU architecture. These two boot blocks may be combined in an interleaved manner in the flash memory so that during a boot process only one of the two boot blocks executes, although both are stored in the flash memory. By interleaving different boot blocks, a common socket computer system capable of supporting multiple processor architectures may be achieved without fully replacing an incompatible basic input/output system (BIOS). Further, the flash memory may contain an updatable portion in which any BIOS segments incompatible with a processor architecture may be updated via a recovery, or update, process.
    • 闪存具有与多种处理器架构兼容的交错引导块。 交错的引导块可以包括与第一CPU架构兼容的一个引导块和与第二CPU架构兼容的另一启动块。 这两个引导块可以以交错方式组合在闪速存储器中,使得在引导过程中,两个引导块中只有一个执行,尽管两者都存储在闪速存储器中。 通过交织不同的引导块,可以在不完全替换不兼容的基本输入/输出系统(BIOS)的情况下实现能够支持多处理器体系结构的公共套接字计算机系统。 此外,闪存可以包含可更新部分,其中可以经由恢复或更新过程来更新与处理器架构不兼容的任何BIOS段。
    • 8. 发明申请
    • MULTI-SOCKET SERVER MANAGEMENT WITH RFID
    • 带RFID的多插座服务器管理
    • US20120025953A1
    • 2012-02-02
    • US12848654
    • 2010-08-02
    • Robert C. SwansonVincent J. ZimmerMallik BulusuMichael A. RothmanPalsamy Sakthikumar
    • Robert C. SwansonVincent J. ZimmerMallik BulusuMichael A. RothmanPalsamy Sakthikumar
    • G06K7/01
    • H04L45/02H04W4/80H04W84/18
    • Using radio frequency identification (RFID) tags embedded in processors within a computing system to assist in system initialization processing. The RFID tags provide a separate communication path to other components of the computing system during initialization processing, apart from the system interconnect. When the computing system is powered up, each processor in the system may cause its RFID tag to broadcast data regarding the processor's interconnect location and initialization status. The RFID tags may be sensed by a RFID receiver in the Platform Control Hub (PCH) of the computing system, and each processor's interconnect location and initialization status data may be stored in selected registers within the PCH. When the BIOS executes during system initialization processing, the BIOS may access these PCH registers to obtain the processor's data. The interconnect location and initialization status data may be used by the BIOS to select the optimal routing table and to configure the virtual network within the computing system based at least in part on the optimal routing table and the RFID tag data and without the need for interrogating each processor individually over the system interconnect.
    • 使用嵌入在计算系统内的处理器中的射频识别(RFID)标签来协助系统初始化处理。 除了系统互连,RFID标签在初始化处理期间提供到计算系统的其他组件的单独的通信路径。 当计算系统通电时,系统中的每个处理器可能使其RFID标签广播关于处理器的互连位置和初始化状态的数据。 RFID标签可以由计算系统的平台控制中心(PCH)中的RFID接收器感测,并且每个处理器的互连位置和初始化状态数据可以存储在PCH内的选定的寄存器中。 当BIOS在系统初始化处理期间执行时,BIOS可以访问这些PCH寄存器以获得处理器的数据。 BIOS可以使用互连位置和初始化状态数据来选择最佳路由表并且至少部分地基于最佳路由表和RFID标签数据来配置计算系统内的虚拟网络,并且不需要询问 每个处理器分别通过系统互连。
    • 9. 发明申请
    • MULTI-OWNER DEPLOYMENT OF FIRMWARE IMAGES
    • 多媒体图像的多业务部署
    • US20110307712A1
    • 2011-12-15
    • US12814246
    • 2010-06-11
    • Palsamy SakthikumarRobert C. SwansonVincent J. ZimmerMichael A. RothmanMallik Bulusu
    • Palsamy SakthikumarRobert C. SwansonVincent J. ZimmerMichael A. RothmanMallik Bulusu
    • H04L9/00
    • G06F21/572G06F2221/2141
    • A method, apparatus, system, and computer program product for multi-owner deployment of firmware images. The method includes obtaining a signed firmware image that comprises a first code module signed by a first code owner and a second code module signed by a second code owner. The method further includes obtaining an updated first code module comprising updated code for the first code module, verifying that the updated first code module is signed by the first code owner, and updating the signed firmware image with the updated first code module in response to verifying that the updated first code module is signed by the first code owner. The signed firmware image may further comprise an access control list that authorizes updates to the first code module by the first code owner and updates to the second code module by the second code owner.
    • 一种用于多所有者部署固件映像的方法,设备,系统和计算机程序产品。 该方法包括获得包括由第一代码所有者签名的第一代码模块和由第二代码所有者签名的第二代码模块的签名固件映像。 所述方法还包括获得包括用于第一代码模块的更新代码的更新的第一代码模块,验证所更新的第一代码模块是否被第一代码所有者签名,以及响应于验证更新带有更新的第一代码模块的已签名固件映像 更新的第一代码模块由第一代码所有者签名。 签名的固件图像还可以包括访问控制列表,其授权第一代码所有者更新第一代码模块,并由第二代码所有者更新第二代码模块。