专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2020009794A1 METHODS AND CIRCUITS FOR DECISION-FEEDBACK EQUALIZATION WITH EARLY HIGH-ORDER-SYMBOL DETECTION 审中-公开
公开(公告)号：WO2020009794A1
公开(公告)日：2020-01-09
申请号：PCT/US2019/037368
申请日：2019-06-14
申请人： RAMBUS INC.
发明人： HOSSAIN, Masum , NGUYEN, Nhat , BOECKER, Charles, Walter
IPC分类号： H04L25/00 , H04L25/02 , H04L25/03 , H04L27/00 , H04L27/01 , H04L27/14 , H04L27/22 , H04L27/233
摘要： A PAM-4 DFE receives an input signal distorted by inter- symbol interference (IS I) and expressing a series of symbols each representing one of four pulse amplitudes to convey two binary bits of data per symbol. High-order circuitry resolves the most-significant bit (MSB) of each two-bit symbol, whereas low-order circuitry 115 resolves the immediate least-significant bit (LSB). An immediate value of the MSB is used to select a set of IS I offsets used to resolve the LSB. Resolved values of the prior values of the MSB and LSB are then used to select the IS I offset for the immediate symbol.

2. 发明申请

WO2017066251A1 PAM-4 DFE ARCHITECTURES WITH SYMBOL-TRANSITION DEPENDENT DFE TAP VALUES 审中-公开
标题翻译：具有符号转换依赖DFE TAP值的PAM-4 DFE架构
公开(公告)号：WO2017066251A1
公开(公告)日：2017-04-20
申请号：PCT/US2016/056542
申请日：2016-10-12
申请人： RAMBUS INC.
发明人： HOSSAIN, Masum , NGUYEN, Nhat , DONG, Yikui Jen , ZARGARAN-YAZD, Arash , BEYENE, Wendemagegnehu
IPC分类号： H04L25/03 , H04B1/12 , H04L27/00 , H04L27/01 , H04L27/04 , H04L27/36
CPC分类号： H04B1/12 , H04L25/03057 , H04L25/03133 , H04L25/4917 , H04L27/00 , H04L27/01 , H04L27/06
摘要： Decision feedback equalization (DFE) is used to help reduce inter-symbol interference (ISI) from a data signal received via a band-limited (or otherwise non-ideal) channel. A first PAM-4 DFE architecture has low latency from the output of the samplers to the application of the first DFE tap feedback to the input signal. This is accomplished by not decoding the sampler outputs in order to generate the feedback signal for the first DFE tap. Rather, weighted versions of the raw sampler outputs are applied directly to the input signal without further analog or digital processing. Additional PAM-4 DFE architectures use the current symbol in addition to previous symbol(s) to determine the DFE feedback signal. Another architecture transmits PAM-4 signaling using non-uniform pre-emphasis. The non-uniform pre-emphasis allows a speculative DFE receiver to resolve the transmitted PAM-4 signals with fewer comparators/samplers.
摘要翻译：判决反馈均衡（DFE）用于帮助减少经由带限（或非理想）信道接收的数据信号的符号间干扰（ISI）。第一个PAM-4 DFE架构从采样器的输出到将第一个DFE抽头反馈应用到输入信号的延迟较低。这是通过不解码采样器输出来生成第一个DFE抽头的反馈信号来实现的。相反，原始采样器输出的加权版本直接应用于输入信号，无需进一步的模拟或数字处理。额外的PAM-4 DFE架构除了使用以前的符号以外，还使用当前符号来确定DFE反馈信号。另一种架构使用非均匀预加重传输PAM-4信令。非均匀预加重允许推测性DFE接收器使用更少的比较器/采样器来解析传输的PAM-4信号。

3. 发明申请

WO2009111038A1 BIDIRECTIONAL-INJECTION COUPLED OSCILLATOR 审中-公开
标题翻译：双向注射耦合振荡器
公开(公告)号：WO2009111038A1
公开(公告)日：2009-09-11
申请号：PCT/US2009/001403
申请日：2009-03-03
申请人： RAMBUS, INC. , HEKMAT, Mohammad , NAVID, Reza , NGUYEN, Nhat
发明人： HEKMAT, Mohammad , NAVID, Reza , NGUYEN, Nhat
IPC分类号： H03B27/00 , H03B5/12
CPC分类号： H03B27/00 , H03B5/1215 , H03B5/1228 , H03B5/124 , H03B2200/0078
摘要： An oscillator (102) includes bidirectional-injection technology to permit phase cancellation of coupled signals for phase injection of energy into the oscillator substantially in phase with the oscillator's internal energy. In an example embodiment, the oscillator includes at least two energy phase injectors or couplers configured to generate and inject energy at balanced phases with respect to the phase of the energy of the tank's energy- injecting component. The couplers of the oscillator may be coupled with multiple oscillators in a multiphase configuration for generation of multiphase signals. The signals may be utilized as multiphase clock signals, such as quadrature clock signals. Such oscillators may, for example, be implemented as clock generators for timing of synchronous data systems or for modulation, detection and/or image rejection in radio- frequency and high speed communications.
摘要翻译：振荡器（102）包括双向注入技术，以允许相位消除耦合信号，用于将振荡器的能量基本上与振荡器的内部能量相同步地相位地注入到振荡器中。在示例实施例中，振荡器包括至少两个能量相位注入器或耦合器，其被配置为相对于罐的能量注入部件的能量的相位在平衡相处产生和注入能量。振荡器的耦合器可以以多相配置的多个振荡器耦合，以产生多相信号。信号可以用作多相时钟信号，例如正交时钟信号。例如，这样的振荡器可以被实现为用于定时同步数据系统的时钟发生器或用于射频和高速通信中的调制，检测和/或镜像抑制。

4. 发明申请

WO2009065050A1 DATA-DEPENDET VOLTAGE REGULATOR 审中-公开
标题翻译：数据依赖电压调节器
公开(公告)号：WO2009065050A1
公开(公告)日：2009-05-22
申请号：PCT/US2008/083655
申请日：2008-11-14
申请人： RAMBUS INC. , FRANS, Yohan , LEIBOWITZ, Brian , NGUYEN, Nhat
发明人： FRANS, Yohan , LEIBOWITZ, Brian , NGUYEN, Nhat
IPC分类号： G05F1/56
CPC分类号： G05F1/56
摘要： A data-dependent voltage regulator maintains a relatively stable voltage in the presence of data-induced supply-current fluctuations. The regulator includes a feedback path through a replica load that provides a data-dependent replica voltage for fast feedback. The regulator reduces data-dependent supply- voltage fluctuations on a regulated voltage without resorting to a compensation current.
摘要翻译：数据相关的电压调节器在数据引起的电源电流波动的情况下保持相对稳定的电压。调节器包括通过复制负载的反馈路径，其提供用于快速反馈的数据相关副本电压。调节器可减少稳压电压下的数据相关电源电压波动，而无需使用补偿电流。

5. 发明公开

EP3818670A1 METHODS AND CIRCUITS FOR DECISION-FEEDBACK EQUALIZATION WITH EARLY HIGH-ORDER-SYMBOL DETECTION 无效
公开(公告)号：EP3818670A1
公开(公告)日：2021-05-12
申请号：EP19830944.5
申请日：2019-06-14
申请人： Rambus Inc.
发明人： HOSSAIN, Masum , NGUYEN, Nhat , BOECKER, Charles, Walter
IPC分类号： H04L25/00 , H04L25/02 , H04L25/03 , H04L27/00 , H04L27/01 , H04L27/14 , H04L27/22 , H04L27/233

6. 发明公开

EP3363170A1 PAM-4 DFE ARCHITECTURES WITH SYMBOL-TRANSITION DEPENDENT DFE TAP VALUES 有权转让
公开(公告)号：EP3363170A1
公开(公告)日：2018-08-22
申请号：EP16856070.4
申请日：2016-10-12
申请人： Rambus Inc.
发明人： HOSSAIN, Masum , NGUYEN, Nhat , DONG, Yikui Jen , ZARGARAN-YAZD, Arash , BEYENE, Wendemagegnehu
IPC分类号： H04L25/03 , H04B1/12 , H04L27/00 , H04L27/01 , H04L27/04 , H04L27/36
CPC分类号： H04B1/123 , H04B1/12 , H04L25/03057 , H04L25/03133 , H04L25/4917 , H04L27/00 , H04L27/01 , H04L27/06
摘要： Decision feedback equalization (DFE) is used to help reduce inter-symbol interference (ISI) from a data signal received via a band-limited (or otherwise non-ideal) channel. A first PAM-4 DFE architecture has low latency from the output of the samplers to the application of the first DFE tap feedback to the input signal. This is accomplished by not decoding the sampler outputs in order to generate the feedback signal for the first DFE tap. Rather, weighted versions of the raw sampler outputs are applied directly to the input signal without further analog or digital processing. Additional PAM-4 DFE architectures use the current symbol in addition to previous symbol(s) to determine the DFE feedback signal. Another architecture transmits PAM-4 signaling using non-uniform pre-emphasis. The non-uniform pre-emphasis allows a speculative DFE receiver to resolve the transmitted PAM-4 signals with fewer comparators/samplers.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式