会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Detection and correction of multi-chip synchronization errors
    • 检测和校正多芯片同步误差
    • US4635186A
    • 1987-01-06
    • US506488
    • 1983-06-20
    • Price W. OmanMark A. RinaldiVito W. RussoGregory Salyer
    • Price W. OmanMark A. RinaldiVito W. RussoGregory Salyer
    • G06F9/38G06F9/22G06F9/28G06F13/42G06F11/00G06F13/00
    • G06F13/4217G06F9/223G06F9/28
    • A uniprocessor if formed on plural independently controlled chips each including a primary instruction driven controller and a secondary error driven self-sequencing controller. Each instruction is supplied in parallel to each primary controller which generates an EXIT signal, as it completes execution, to a common external EXIT line. Hardware monitors the local EXIT signal and the common EXIT line state and activates the secondary controller, when a mismatch is detected, to set an on-chip reset predominant error latch driving a common external ERROR line, an ERROR-state on which also sets the latches and activates any inactive secondary controller to drive its chip to a first predetermined state and to reset its latch. When no ERROR signal remains, the secondary controllers cycle in synchronism through an ERROR routine, exiting to instruction control.
    • 单个处理器如果形成在多个独立控制的芯片上,每个独立控制芯片包括主指令驱动控制器和辅助错误驱动自排序控制器。 每个指令并行提供给每个主控制器,它在完成执行时产生一个EXIT信号到一个共同的外部EXIT行。 硬件监视本地EXIT信号和公共EXIT线路状态,并且当检测到不匹配时激活辅助控制器,以设置驱动公共外部ERROR线的片上复位主要错误锁存器,其中还设置 锁存并激活任何无效的辅助控制器以将其芯片驱动到第一预定状态并重置其锁存器。 当不存在ERROR信号时,二级控制器通过ERROR程序同步循环,退出指令控制。