会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Converter circuit
    • 转换电路
    • US4733219A
    • 1988-03-22
    • US19443
    • 1987-02-26
    • Peter P. F. ReusensJozef D. G. L. Cannaerts
    • Peter P. F. ReusensJozef D. G. L. Cannaerts
    • H03M1/00H03M1/12H03M7/00H04B14/06H04Q11/04H03M7/32
    • H04Q11/04H03M7/304H04B14/062H03M7/3028
    • A prior art digital Delta-Sigma converter is improved by including a second control loop with a second forward branch coupled between the first and second subtractor circuits and a third subtractor circuit coupled in series to the first integrator circuit and with a second feedback branch and a third subtractor circuit coupled to the output of said first integrator circuit. When the input signal is equal to zero the output signal of the first integrator circuit will rapidly change to zero because the second control loop applies an additional feedback signal to the third subtractor circuit and therefore also to the first integrator circuit. Because the output signal of the first integrator output circuit signal thus more rapidly varies to zero the same is true for the output signal of the second integrator circuit and therefore also for the converter output signal.
    • 通过包括耦合在第一和第二减法器电路之间的第二前向分支的第二控制回路和与第一积分器电路串联耦合的第三减法器电路以及第二反馈支路和 耦合到所述第一积分器电路的输出的第三减法器电路。 当输入信号等于零时,第一积分器电路的输出信号将迅速变为零,因为第二控制环路向第三减法器电路施加附加的反馈信号,因此也向第一积分器电路施加。 因为第一积分器输出电路信号的输出信号因此更快地变化到零,所以对于第二积分器电路的输出信号也是如此,因此也用于转换器输出信号。
    • 6. 发明授权
    • Decoder device for decoding convolutionally encoded message
    • 用于解码卷积编码消息的解码器装置
    • US5331665A
    • 1994-07-19
    • US878731
    • 1992-05-05
    • Hans J. J. BusschaertPeter P. F. ReusensRonny M. A. Van Camp
    • Hans J. J. BusschaertPeter P. F. ReusensRonny M. A. Van Camp
    • H04L25/08H03M13/23H03M13/41H03D1/00G06F11/10H03M13/12H04L27/06
    • H03M13/41
    • A decoder device (VD) used for decoding digital messages according to the Viterbi convolutional decoding algorithm. This Viterbi decoder (VD) may be integrated in a portion of a single electronic chip for inclusion in a receiver of a handportable mobile station of a digital cellular radio system. The decoder (VD) includes a first module (VITALFA) to calculate transition probabilities for the possible state transitions between two successive states of the decoder, and a second module (VIPROB) to calculate, as a function of the state transition probabilities, path probabilities for the possible paths constituted by successive state transitions and ending in each of these states, and to select the path having the highest path probability value. The first/second module (VITALFA/VIPROB) of the device (VD) further calculates a state transition/path bit error rate which is function of the difference between the bits (softbits) received in the first module (VITALFA) and the bits (coded bits) expected for a same state transition/path respectively.
    • 用于根据维特比卷积解码算法解码数字消息的解码器装置(VD)。 该维特比解码器(VD)可以集成在单个电子芯片的一部分中,以包含在数字蜂窝无线电系统的手持移动台的接收机中。 解码器(VD)包括第一模块(VITALFA),用于计算解码器的两个连续状态之间的可能状态转换的转换概率,以及第二模块(VIPROB),以根据状态转移概率来计算路径概率 对于由连续状态转换构成的可能路径并且以这些状态中的每一个结束,并选择具有最高路径概率值的路径。 设备(VD)的第一/第二模块(VITALFA / VIPROB)还计算状态转换/路径误码率,其是在第一模块(VITALFA)中接收的比特(软比特)与比特 编码比特)分别预期相同的状态转换/路径。
    • 8. 发明授权
    • Digital transmission system
    • 数字传输系统
    • US4803437A
    • 1989-02-07
    • US84250
    • 1987-08-12
    • Peter P. F. Reusens
    • Peter P. F. Reusens
    • G06F1/025H03M1/00H04M1/50H03K3/017H03K3/02
    • H04M1/505G06F1/025
    • A signal generator for generating a modulated output signal from a clock signal. The generator comprises a divider means which derives from the clock signal a square wave having a first fundamental frequency. Means connected to the divider means also provides from the clock signal a rectangular wave signal having a second fundamental frequency that is an even integral multiple of the first fundamental frequency. A chopper chops the square wave signal by the rectangular wave signal to provide the output signal. The frequency content of the spectrum of the output signal is the same as that of the square wave signal.
    • 一种用于从时钟信号产生调制输出信号的信号发生器。 该发生器包括一个从时钟信号中得到具有第一基频的方波的分频装置。 连接到除法器装置的装置还从时钟信号提供具有第二基频的矩形波信号,该第二基频是第一基频的偶数整数倍。 斩波器通过矩形波信号对方波信号进行斩波,以提供输出信号。 输出信号的频谱的频率含量与方波信号的频率含量相同。