会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • System and method for multiple-phase clock generation
    • 用于多相时钟生成的系统和方法
    • US06809567B1
    • 2004-10-26
    • US09989645
    • 2001-11-20
    • Ook KimHung Sung LiInyeol LeeGyudong KimYongman Lee
    • Ook KimHung Sung LiInyeol LeeGyudong KimYongman Lee
    • H03L700
    • H03K23/542G06F1/06H03K5/15013H03L7/0891H03L7/0995
    • A system and method for multiple-phase clock generation is disclosed. In one embodiment, a multiple-stage voltage controlled oscillator (“VCO”) transmits a plurality of clock phases to a clock divider circuit which produces the desired number of clock phase outputs. The clock divider circuit in this embodiment includes a state machine, e.g., a modified Johnson counter, that provides a plurality of divided down clock phases, each of which is connected to a separate modified shift register. Each modified shift register contains D-type flip-flops and each D-type flip-flop provides a separate clock phase output. In one embodiment the number of clock phase outputs of the multiple-phase clock is a function of the number of VCO clock phases times the number of desired states in the modified Johnson counter.
    • 公开了一种用于多相时钟产生的系统和方法。 在一个实施例中,多级压控振荡器(“VCO”)将多个时钟相位发送到产生期望数量的时钟相位输出的时钟分频器电路。 该实施例中的时钟分频器电路包括一个状态机,例如修改的约翰逊计数器,其提供多个划分的下降时钟相位,每个分频下降沿连接到单独的修改的移位寄存器。 每个修改的移位寄存器包含D型触发器,每个D型触发器提供单独的时钟相位输出。 在一个实施例中,多相时钟的时钟相位输出的数量是VCO时钟相位数乘以修改的约翰逊计数器中期望状态数量的函数。
    • 3. 发明授权
    • Display with reduced parasitic effects
    • 显示减少的寄生效应
    • US08384634B2
    • 2013-02-26
    • US12504220
    • 2009-07-16
    • Yongman Lee
    • Yongman Lee
    • G09G3/36
    • G09G3/3655G02F2001/133328G02F2001/133331G02F2201/46G09G2300/0426H05K1/0237H05K1/162H05K1/189H05K2201/0792H05K2201/10136
    • Visual artifacts in a display are reduced by moving, to the extent possible, display driver components to the display surface itself, thereby shortening conductor distances and reducing the parasitic effects caused by parasitic resistance of the conductors between the display power supply and the display, and between the stabilizing capacitors and the display. To avoid interference with the device housing, low-profile driver components, including either or both of stabilizing capacitors and power supply terminals, can be provided and bonded to the surface of the display side of the outer layer of the display. Alternatively, the stabilizing capacitors can be formed on the display side in the same way that, e.g., in an LCD display, the transparent electrodes for controlling the liquid crystals are formed.
    • 通过在可能的范围内移动显示器表面本身的显示驱动器组件来减少显示器中的视觉赝像,从而缩短导体距离并减少由于显示电源和显示器之间的导体的寄生电阻引起的寄生效应,以及 在稳定电容器和显示器之间。 为了避免与设备壳体的干涉,可以提供包括稳定电容器和电源端子中的一个或两者的低调驱动器部件并将其结合到显示器的外层的显示侧的表面。 或者,稳定化电容器可以以与例如LCD显示器相同的方式在显示器侧上形成,形成用于控制液晶的透明电极。
    • 5. 发明申请
    • SYNCHRONOUS BUS DRIVING METHOD
    • 同步总线驱动方法
    • US20110193854A1
    • 2011-08-11
    • US12839121
    • 2010-07-19
    • Yongman Lee
    • Yongman Lee
    • G06F3/038H03K17/16
    • G06F1/10G06F2213/0038G09G3/3648G09G2310/08G09G2320/0223G09G2330/06G09G2370/08H03K19/00346
    • Techniques are provided for synchronizing the data signals transmitted through a synchronous bus in a display device. One embodiment includes manipulating the clock signals and/or data signals transmitted by a display controller in the display based on the location on the bus where a data signal is to be transmitted. For example, a pre-emphasized clock signal having a higher initial voltage level may be used for a data signal transmitted farther on the bus from the display controller. The pre-emphasized clock signal may compensate for propagation delays associated with transmitting the data signal through the bus. Further, a de-emphasized clock signal may be used for data signals transmitted to a section on the bus closer on to the display controller, and neutral clock signals may be used for data signals transmitted to a section that is of intermediate distance from the display controller.
    • 提供了用于使通过显示设备中的同步总线传输的数据信号同步的技术。 一个实施例包括基于总线上要发送数据信号的位置来操纵由显示控制器在显示器中发送的时钟信号和/或数据信号。 例如,具有较高初始电压电平的预先强调的时钟信号可以用于从显示控制器在总线上传输得更远的数据信号。 预先强调的时钟信号可以补偿与通过总线发送数据信号相关联的传播延迟。 此外,去加重的时钟信号可以用于发送到总线上更靠近显示控制器的部分的数据信号,并且中性时钟信号可以用于发送到距离显示器的中间距离的部分的数据信号 控制器。
    • 6. 发明申请
    • CROSSTALK REDUCTION IN LCD PANELS
    • 液晶面板中的减速机
    • US20110037747A1
    • 2011-02-17
    • US12846597
    • 2010-07-29
    • Yongman Lee
    • Yongman Lee
    • G09G5/00
    • G09G3/3655G09G3/3677G09G2300/0876G09G2310/0297G09G2320/0209G09G2330/023
    • A display configured to reduce intra-pixel crosstalk is provided. In one embodiment, a system includes a processor, a memory, and a display. The display may include a pixel array and associated driving circuitry. The display may be configured to balance charges induced on a gate line and on an adjacent common line of the pixel array in response to application of a first data voltage on a first data line, and to perform such balancing before applying a second data voltage to a second data line adjacent the first data line to reduce or eliminate intra-pixel crosstalk. Additional systems, devices, and methods relating to reducing intra-pixel crosstalk in a display are also disclosed.
    • 提供了构造成减少像素内串扰的显示器。 在一个实施例中,系统包括处理器,存储器和显示器。 显示器可以包括像素阵列和相关联的驱动电路。 显示器可以被配置为响应于在第一数据线上施加第一数据电压来平衡在栅极线上和在像素阵列的相邻公共线上感应的电荷,并且在将第二数据电压施加到 与第一数据线相邻的第二数据线,以减少或消除像素间串扰。 还公开了与减少显示器中的像素内串扰有关的附加系统,装置和方法。
    • 8. 发明授权
    • Variable-bias power supply
    • 可变偏置电源
    • US08988408B2
    • 2015-03-24
    • US12839104
    • 2010-07-19
    • Yongman Lee
    • Yongman Lee
    • G06F3/038G06F1/32
    • G06F1/3203G06F1/3218
    • A responsive, low-power display panel power supply is provided. In one embodiment, such a display panel power supply may include a regulator whose responsiveness varies depending on the bias current it consumes, and a current source that provides a variable bias current. The regulator may provide the display panel a supply voltage and a supply current based on a reference voltage and a bias current. Various events taking place in the display panel, such as toggling at COM lines, source lines, and/or gate lines may cause parasitic capacitances within the display panel to draw more or less supply current. To ensure the regulator remains suitably responsive to such changes in supply current, while reducing the total power consumed by the power supply, the current source may provide a higher bias current to the regulator at least while the supply current is changing than at certain other times.
    • 提供响应性低功率显示面板电源。 在一个实施例中,这样的显示面板电源可以包括其响应性根据其消耗的偏置电流而变化的调节器以及提供可变偏置电流的电流源。 调节器可以基于参考电压和偏置电流向显示面板提供电源电压和电源电流。 在显示面板上发生的各种事件,例如在COM线路,源极线路和/或栅极线路上的切换可能导致显示面板内的寄生电容吸入或多或少的电源电流。 为了确保调节器适当地响应于电源电流的这种变化,同时减少电源消耗的总功率,电流源可以至少在电源电流变化时至少在某些其他时间向调节器提供更高的偏置电流 。
    • 9. 发明授权
    • Clock feedthrough and crosstalk reduction method
    • 时钟馈通和串扰降低方法
    • US08963904B2
    • 2015-02-24
    • US12839076
    • 2010-07-19
    • Yongman Lee
    • Yongman Lee
    • G09G5/00H03K5/12H03K3/00H03K3/012H03K17/04H03K17/16H03K17/687H03K4/02
    • H03K4/02H03K17/163
    • Systems and methods of the present disclosure relates generally to techniques for controlling a gate signal applied to a transistor in an electronic component. One embodiment includes decreasing a skew rate at the rising and/or falling edges of the gate signal to reduce the effects of data signal errors. Decreasing the gate signal falling edge skew rate may decrease clock feedthrough effects of the transistor, and decreasing the gate signal rising edge skew rate may decrease crosstalk effects between more than one data paths in the electronic component. The falling edge skew rate may be manipulated by initially increasing the activating voltage of the gate signal to a higher voltage, such that the gate signal may take longer to fall. The rising edge skew rate may be manipulated by increasing a voltage later during the activating period, such that the gate signal may take longer to rise.
    • 本公开的系统和方法一般涉及用于控制施加到电子部件中的晶体管的栅极信号的技术。 一个实施例包括降低门信号的上升沿和/或下降沿的偏移速率,以减少数据信号误差的影响。 降低栅极信号下降沿偏移速率可能会降低晶体管的时钟馈通效应,并且降低栅极信号上升沿偏移速率可能会降低电子元件中多个数据通路之间的串扰效应。 可以通过最初将栅极信号的激活电压增加到更高的电压来操纵下降沿偏移速率,使得栅极信号可能需要更长的时间来下降。 可以通过在激活期间稍后增加电压来操纵上升沿偏移速率,使得栅极信号可能需要更长的时间来上升。