专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5821829A Integrated circuit waith automatic compensation for deviations of the capacitances from nominal values 失效
标题翻译：集成电路，具有自动补偿电容与标称值的偏差
公开(公告)号：US5821829A
公开(公告)日：1998-10-13
申请号：US810032
申请日：1997-03-04
申请人： Melchiorre Bruccoleri , Gaetano Cosentino , Marco Demicheli , Valerio Pisati
发明人： Melchiorre Bruccoleri , Gaetano Cosentino , Marco Demicheli , Valerio Pisati
IPC分类号： H03L7/099 , H03K3/281 , H03L7/00
CPC分类号： H03L7/0805 , H03L7/099
摘要： The system includes various circuit units each having a capacitor and a charging circuit for defining a quantity depending upon the ratio (I/C) between the charging current and the capacitance of the capacitors. In order to compensate automatically for deviations of the actual capacitances from the nominal capacitances due to fluctuations in the parameters of the integrated-circuit manufacturing process, the system has a phase-locked loop which uses one of the circuit units as an adjustable oscillator, and current transducer means which regulates the charging currents of the capacitors of the circuit units in dependence on the regulated charging current of the capacitor of the oscillator, or the error current of the PLL loop.
摘要翻译：该系统包括各自具有电容器的电路单元和用于根据充电电流和电容器的电容之间的比率（I / C）定义量的充电电路。为了自动补偿由于集成电路制造过程的参数波动引起的实际电容与标称电容的偏差，系统具有使用电路单元之一作为可调谐振荡器的锁相环，以及电流传感器装置，其根据振荡器的电容器的调节的充电电流或PLL环路的误差电流来调节电路单元的电容器的充电电流。

2. 发明授权

US5914642A Temperature independent current controlled multivibrator 失效
标题翻译：温度独立电流控制多谐振荡器
公开(公告)号：US5914642A
公开(公告)日：1999-06-22
申请号：US777472
申请日：1996-12-30
申请人： Melchiorre Bruccoleri , Gaetano Cosentino , Marco Demicheli , Valerio Pisati
发明人： Melchiorre Bruccoleri , Gaetano Cosentino , Marco Demicheli , Valerio Pisati
IPC分类号： H03K3/282 , H03K3/283
CPC分类号： H03K3/2821
摘要： A current-controlled multivibrator having increased accuracy independent of variations in process and temperature. The oscillator employs a bandgap voltage in combination with a current generator to ensure operational stability despite temperature and process variations.
摘要翻译：电流控制的多谐振荡器具有独立于工艺和温度变化的精度增加。振荡器采用与电流发生器组合的带隙电压，以确保尽管温度和工艺变化，操作稳定性。

3. 发明授权

US5963065A Low offset push-pull amplifier 失效
标题翻译：低偏移推挽放大器
公开(公告)号：US5963065A
公开(公告)日：1999-10-05
申请号：US787301
申请日：1997-01-24
申请人： Roberto Alini , Melchiorre Bruccoleri , Gaetano Cosentino , Valerio Pisati
发明人： Roberto Alini , Melchiorre Bruccoleri , Gaetano Cosentino , Valerio Pisati
IPC分类号： H03F3/30 , H03F3/34 , H03F3/26
CPC分类号： H03F3/3077
摘要： A low offset amplifier has an output stage constituted by an npn transistor and a pnp transistor in a push-pull arrangement, and a driver stage. The latter includes a current-mirror circuit having, in its input branch, a pnp transistor in series with a first constant-current generator and, in its output branch, an npn transistor, and two complementary bipolar transistors with collectors connected together to the output terminal and the bases are connected together to the input terminal of the amplifier. The emitter of the pnp transistor of the driver stage is connected to the positive terminal of the supply by a second constant-current generator and to the base of the npn transistor of the output stage, and the emitter of the npn transistor of the driver stage is connected to the negative terminal of the supply by the npn transistor of the output branch of the current-mirror circuit and to the base of the pnp transistor of the output stage. The amplifier has a very low or zero offset (Vos=Vout-Vin).
摘要翻译：低失调放大器具有由推挽装置中的npn晶体管和pnp晶体管构成的输出级和驱动级。后者包括电流镜电路，其在其输入支路中具有与第一恒定电流发生器串联的pnp晶体管，并且在其输出支路中具有npn晶体管，以及两个互补双极晶体管，其中集电极连接到输出端端子和基极连接到放大器的输入端子。驱动器级的pnp晶体管的发射极通过第二恒流发生器连接到电源的正极端子，并连接到输出级的npn晶体管的基极，驱动器级的npn晶体管的发射极通过电流镜电路的输出支路的npn晶体管和输出级的pnp晶体管的基极连接到电源的负极。放大器具有非常低或零偏移（Vos = Vout-Vin）。

4. 发明授权

US6147825A Timer with temperature compensation of time delays 有权
标题翻译：具有时间延迟温度补偿的定时器
公开(公告)号：US6147825A
公开(公告)日：2000-11-14
申请号：US152866
申请日：1998-09-14
申请人： Roberto Alini , Melchiorre Bruccoleri , Gaetano Cosentino , Marco Demicheli
发明人： Roberto Alini , Melchiorre Bruccoleri , Gaetano Cosentino , Marco Demicheli
IPC分类号： G11B20/14 , H03K17/14 , H03K17/28 , G11B5/09
CPC分类号： H03K17/14 , H03K17/28 , G11B20/1403
摘要： A temperature-compensated high-speed timing circuit, which is particularly advantageous in read-interface circuits for disk-drive interface. The voltage on the integrating capacitor is compared against a voltage defined by the drop, on a resistor, induced by a current which is the combination of a reference current from a reference current generator with a temperature-dependent current from another current generator.
摘要翻译：一种温度补偿高速定时电路，在磁盘驱动器接口的读取接口电路中特别有利。将积分电容器上的电压与由电流引起的电压（由来自参考电流发生器的参考电流与来自另一电流发生器的温度相关电流的组合的电流）引起的电压进行比较。

5. 发明授权

US5808971A Timer with temperature compensation of time delays 失效
公开(公告)号：US5808971A
公开(公告)日：1998-09-15
申请号：US726075
申请日：1996-10-03
申请人： Roberto Alini , Melchiorre Bruccoleri , Gaetano Cosentino , Marco Demicheli
发明人： Roberto Alini , Melchiorre Bruccoleri , Gaetano Cosentino , Marco Demicheli
IPC分类号： G11B20/14 , H03K17/14 , H03K17/28 , G04F37/00
CPC分类号： H03K17/14 , H03K17/28 , G11B20/1403
摘要： A temperature-compensated high-speed timing circuit, which is particularly advantageous in read-interface circuits for disk-drive interface. The voltage on the integrating capacitor is compared against a voltage defined by the drop, on a resistor, induced by a current which is the combination of a reference current from a reference current generator with a temperature-dependent current from another current generator.

6. 发明授权

US5805015A Current generator stage used with integrated analog circuits 失效
标题翻译：电流发生器级与集成模拟电路一起使用
公开(公告)号：US5805015A
公开(公告)日：1998-09-08
申请号：US629320
申请日：1996-04-08
申请人： Melchiorre Bruccoleri , Gaetano Cosentino , Marco Demicheli , Giuseppe Patti
发明人： Melchiorre Bruccoleri , Gaetano Cosentino , Marco Demicheli , Giuseppe Patti
IPC分类号： G05F3/22 , G05F3/26 , H03F3/343 , H03K17/04 , H03K17/60 , G05F3/16
CPC分类号： G05F3/265 , G05F3/222
摘要： A current generator stage for integrated analog circuits includes a current source connected between a supply voltage and a ground terminal. A current mirror is operationally connected to the current source to generate an output current. A bias circuit is operationally connected to the current source to perform switching of the current source from a first operating mode to a second operating mode. The bias circuit includes an energy storage circuit which, in a first circuit configuration, supplies to the current source a first predetermined voltage when the current source is in the first operating mode. The energy storage circuit in a second circuit configuration is a combination of first and second reactances to supply to the current source a second predetermined voltage when the current source is in the second operating mode.
摘要翻译：用于集成模拟电路的电流发生器级包括连接在电源电压和接地端子之间的电流源。电流镜可操作地连接到电流源以产生输出电流。偏置电路可操作地连接到电流源，以将电流源从第一操作模式切换到第二操作模式。偏置电路包括能量存储电路，其在第一电路配置中，当电流源处于第一操作模式时，向电流源提供第一预定电压。第二电路配置中的能量存储电路是第一和第二电抗的组合，以在电流源处于第二操作模式时向电流源提供第二预定电压。

7. 发明授权

US5736880A Differential charge pump using surtchingly controlled current generators 失效
标题翻译：差动电荷泵采用交流电流发生器
公开(公告)号：US5736880A
公开(公告)日：1998-04-07
申请号：US576882
申请日：1995-12-21
申请人： Melchiorre Bruccoleri , Gaetano Cosentino , Marco Demicheli , Giuseppe Patti
发明人： Melchiorre Bruccoleri , Gaetano Cosentino , Marco Demicheli , Giuseppe Patti
IPC分类号： H03L7/093 , H03L7/089 , H03L7/06
CPC分类号： H03L7/0896
摘要： A differential charge pump circuit employing a lowpass filter network which is chargeable and dischargeable by switchingly controlled current generators. The differential charge pump employs two identical current generators for injecting the same current I in a substantially continuous manner, on the two significant nodes of the lowpass filter. The differential charge pump also employs two pairs of identical, switchingly controlled current generators connected to the two significant nodes, respectively, each capable of pulling a current I. The two generators forming each of the two pairs of switchingly controlled current generators are controlled by one of a pair of control signals (UP, DOWN) and by the inverted signal of the other of the pair of control signals, respectively. All four switchingly controlled generators may be of the same type (N-type), thus ensuring high speed and precision. The two identical (P-type) current generators employed for continuously injecting the same current I on the two nodes of the lowpass filter may be controlled through a common mode feedback loop for enhanced precision.
摘要翻译：采用低通滤波器网络的差分电荷泵电路，该低通滤波器网络可由切换控制的电流发生器进行充电和放电。差分电荷泵采用两个相同的电流发生器，以基本上连续的方式在低通滤波器的两个重要节点上注入相同的电流I。差分电荷泵还采用两对相同的交换控制电流发生器，分别连接到两个有效节点，每个有效节点能够拉电流I.形成两对开关控制电流发生器中的每一对的两个发电机由一个一对控制信号（UP，DOWN）和另一对控制信号的反相信号。所有四个交流控制发电机可以是相同类型（N型），从而确保高速度和精度。用于在低通滤波器的两个节点上连续注入相同电流I的两个相同（P型）电流发生器可以通过共模反馈回路来控制，以提高精度。

8. 发明授权

US5714903A Low consumption analog multiplier 失效
标题翻译：低功耗模拟乘法器
公开(公告)号：US5714903A
公开(公告)日：1998-02-03
申请号：US575872
申请日：1995-12-21
申请人： Melchiorre Bruccoleri , Gaetano Cosentino , Marco Demicheli , Salvatore Portaluri
发明人： Melchiorre Bruccoleri , Gaetano Cosentino , Marco Demicheli , Salvatore Portaluri
IPC分类号： G06G7/16 , G06G7/163 , G06F7/44
CPC分类号： G06G7/163
摘要： An analog multiplier includes at least a differential output stage formed by a pair of emitter-coupled bipolar transistors. Each transistor of the pair of emitter-coupled bipolar transistors is driven by a predistortion stage having a reciprocal of a hyperbolic tangent transfer function that is attributable to the base currents of the bipolar transistors used in the predistortion stage. The error in the output signal produced by the analog multiplier is compensated by generating replicas of the base currents of the bipolar transistors of the differential output stage and forcing those replica currents on the output node of a respective predistortion stage. Various embodiments that consume different amounts of power are described.
摘要翻译：模拟乘法器至少包括由一对发射极耦合双极晶体管形成的差分输出级。一对发射极耦合双极晶体管中的每个晶体管由具有双曲正切传递函数的倒数的预失真级驱动，该双曲正切转移函数归因于在预失真级中使用的双极型晶体管的基极电流。由模拟乘法器产生的输出信号中的误差通过产生差分输出级的双极晶体管的基极电流的副本并且迫使在相应的预失真级的输出节点上的那些复制电流来补偿。描述消耗不同功率量的各种实施例。

9. 发明授权

US5912582A BiCMOS transconductor stage for high-frequency filters 失效
标题翻译： BiCMOS跨导级高频滤波器
公开(公告)号：US5912582A
公开(公告)日：1999-06-15
申请号：US866889
申请日：1997-05-30
申请人： Valerio Pisati , Roberto Alini , Gaetano Cosentino , Gianfranco Vai
发明人： Valerio Pisati , Roberto Alini , Gaetano Cosentino , Gianfranco Vai
IPC分类号： H03F3/45 , H03F3/72 , H03B1/00 , H03K5/00 , H04B1/10
CPC分类号： H03F3/72 , H03F3/45286 , H03F2203/45302 , H03F2203/45304 , H03F2203/45371 , H03F2203/45396 , H03F2203/45506
摘要： A BiCMOS transconductor differential stage for high frequency filters includes an input circuit portion having signal inputs and a pair of MOS transistors having their respective gate terminals corresponding to the signal inputs. The differential stage has an output circuit portion having signal outputs and a pair of bipolar transistors connected together with a common base inserted between the inputs and the outputs in a cascode configuration. The differential stage includes a switching device associated with at least one of the bipolar transistors to change the connections between parasitic capacitors present in the differential stage. The switching device also has at least one added bipolar transistor connected in a removable manner in parallel with the corresponding bipolar cascode transistor. In a variant differential stage, there are also provided respective added MOS transistors connected in parallel with the MOS transistors of the input circuit portion to change the ratio W:L of each of the MOS transistors.
摘要翻译：用于高频滤波器的BiCMOS跨导差分级包括具有信号输入的输入电路部分和具有对应于信号输入的各自的栅极端子的一对MOS晶体管。差分级具有具有信号输出的输出电路部分和一对双极晶体管，它们以共模基极连接在共模基底上，该公共基极以共源共栅配置插入在输入端和输出端之间。差分级包括与双极晶体管中的至少一个相关联的开关器件，以改变差分级中存在的寄生电容器之间的连接。开关器件还具有至少一个加法双极晶体管，其以可移除的方式与相应的双极共源共栅晶体管并联连接。在变异差分级中，还提供了与输入电路部分的MOS晶体管并联连接的各个附加的MOS晶体管，以改变每个MOS晶体管的比率W：L。

10. 发明授权

US06636576B1 Method for reducing the settling time in PLL circuits 有权
标题翻译：降低PLL电路稳定时间的方法
公开(公告)号：US06636576B1
公开(公告)日：2003-10-21
申请号：US09413713
申请日：1999-10-05
申请人： Pietro Filoramo , Gaetano Cosentino
发明人： Pietro Filoramo , Gaetano Cosentino
IPC分类号： H03L7093
CPC分类号： H03L7/189
摘要： A method for reducing the settling time in PLL circuits, particularly for use in an RF transceiver, the PLL circuits including a phase comparator, a filter, a digital-analog converter and an adder that are suitable to produce in output a voltage (VC) for controlling a voltage-controlled oscillator provided by means of a varactor, the method including determining the dependency of the control voltage (VC) of the voltage-controlled oscillator on the frequency of a selected channel of a transmitter; and generating a law describing the variation of the output current (IDAC) of the digital-analog converter such that the voltage (VDAC) obtained from the output current of the digital-analog converter, added to an output voltage (Vf) of said filter keeps the filter voltage (Vf) constant in order to reduce the settling time of the PLL circuit as a selected channel varies.
摘要翻译：一种用于减少PLL电路中的建立时间的方法，特别是用于RF收发器中的PLL电路包括相位比较器，滤波器，数模转换器和加法器，其适于在输出端产生电压（VC）用于控制通过变容二极管提供的压控振荡器，所述方法包括确定压控振荡器的控制电压（VC）对发射机所选频道的频率的依赖性; 以及产生描述所述数模转换器的输出电流（IDAC）的变化的定律，使得从所述数模转换器的输出电流获得的电压（VDAC）加到所述滤波器的输出电压（Vf）上保持滤波电压（Vf）恒定，以便随着所选通道的变化而减小PLL电路的稳定时间。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式