专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06797996B1 Compound semiconductor device and method for fabricating the same 失效
标题翻译：化合物半导体器件及其制造方法
公开(公告)号：US06797996B1
公开(公告)日：2004-09-28
申请号：US10445035
申请日：2003-05-27
申请人： Masahiro Hikita , Manabu Yanagihara , Tuyoshi Tanaka
发明人： Masahiro Hikita , Manabu Yanagihara , Tuyoshi Tanaka
IPC分类号： H01L29737
CPC分类号： H01L29/66318 , H01L29/0821 , H01L29/1004 , H01L29/365 , H01L29/7371
摘要： A compound semiconductor device includes an emitter layer, a base layer which is in contact with the emitter layer and formed of a first compound semiconductor, a collector layer which is in contact with the base layer and formed of a second compound semiconductor having a wider bandgap than that of the first compound semiconductor. In the device, a delta doped layer having a higher concentration of an impurity than that of the collector layer is formed at the heterojunction interface between the collector layer and the base layer or in a region of the collector layer located at about 10 nm or less from the heterojunction interface with the base layer.
摘要翻译：化合物半导体器件包括发射极层，与发射极层接触并由第一化合物半导体形成的基极层，与基极层接触并由具有较宽带隙的第二化合物半导体形成的集电极层比第一化合物半导体。在器件中，在集电极层和基极层之间的异质结界面处或在位于约10nm以下的集电极层的区域中形成杂质浓度高于集电极层的Δ掺杂层从与基层的异质结界面。

2. 发明授权

US08598628B2 Semiconductor device 有权
标题翻译：半导体器件
公开(公告)号：US08598628B2
公开(公告)日：2013-12-03
申请号：US13231514
申请日：2011-09-13
申请人： Masahiro Hikita , Manabu Yanagihara
发明人： Masahiro Hikita , Manabu Yanagihara
IPC分类号： H01L29/72
CPC分类号： H01L29/42316 , H01L29/1066 , H01L29/2003 , H01L29/518 , H01L29/7786
摘要： A normally off semiconductor device with a reduced off-state leakage current, which is applicable to a power switching element, includes: a substrate; an undoped GaN layer formed above the substrate; an undoped AlGaN layer formed on the undoped GaN layer; a source electrode and a drain electrode, formed on the undoped GaN layer or the undoped AlGaN layer; a P-type GaN layer formed on the undoped AlGaN layer and disposed between the source electrode and the drain electrode; and a gate electrode formed on the P-type GaN layer, wherein the undoped GaN layer includes an active region including a channel and an inactive region not including the channel, and the P-type GaN layer is disposed to surround the source electrode.
摘要翻译：具有减小的截止状态漏电流的常闭半导体器件，其适用于功率开关元件，包括：衬底; 在衬底上形成未掺杂的GaN层; 在未掺杂的GaN层上形成未掺杂的AlGaN层; 源电极和漏电极，形成在未掺杂的GaN层或未掺杂的AlGaN层上; 形成在未掺杂的AlGaN层上并设置在源电极和漏电极之间的P型GaN层; 以及形成在所述P型GaN层上的栅电极，其中所述未掺杂的GaN层包括包括沟道的有源区和不包括所述沟道的非活性区，并且所述P型GaN层设置为围绕所述源电极。

3. 发明授权

US07898002B2 Nitride semiconductor device and method for fabricating the same 有权
标题翻译：氮化物半导体器件及其制造方法
公开(公告)号：US07898002B2
公开(公告)日：2011-03-01
申请号：US11890480
申请日：2007-08-07
申请人： Masahiro Hikita , Tetsuzo Ueda , Manabu Yanagihara , Yasuhiro Uemoto , Tsuyoshi Tanaka
发明人： Masahiro Hikita , Tetsuzo Ueda , Manabu Yanagihara , Yasuhiro Uemoto , Tsuyoshi Tanaka
IPC分类号： H01L21/337 , H01L21/335
CPC分类号： H01L29/7786 , H01L29/1066 , H01L29/2003 , H01L29/4175 , H01L29/432 , H01L29/66462
摘要： A nitride semiconductor device includes: a substrate; a first nitride semiconductor layer formed over the substrate; a second nitride semiconductor layer formed on the first nitride semiconductor layer and having a larger band gap energy than the first nitride semiconductor layer; a third nitride semiconductor layer formed on the second nitride semiconductor layer and including a p-type nitride semiconductor with at least a single-layer structure; a gate electrode formed on the third nitride semiconductor layer; and a source electrode and a drain electrode formed in regions located on both sides of the gate electrode, respectively. The third nitride semiconductor layer has a thickness greater in a portion below the gate electrode than in a portion below the side of the gate electrode.
摘要翻译：氮化物半导体器件包括：衬底; 形成在所述基板上的第一氮化物半导体层; 形成在所述第一氮化物半导体层上并且具有比所述第一氮化物半导体层更大的带隙能量的第二氮化物半导体层; 形成在所述第二氮化物半导体层上并且包括具有至少单层结构的p型氮化物半导体的第三氮化物半导体层; 形成在所述第三氮化物半导体层上的栅极; 以及分别形成在位于栅电极两侧的区域中的源电极和漏电极。所述第三氮化物半导体层的厚度比所述栅极电极侧的部分的厚度大。

4. 发明申请

US20100327293A1 FIELD-EFFECT TRANSISTOR AND METHOD FOR FABRICATING THE SAME 有权
标题翻译：场效应晶体管及其制造方法
公开(公告)号：US20100327293A1
公开(公告)日：2010-12-30
申请号：US12880704
申请日：2010-09-13
申请人： Masahiro Hikita , Tetsuzo Ueda , Manabu Yanagihara , Yasuhiro Uemoto , Tsuyoshi Tanaka
发明人： Masahiro Hikita , Tetsuzo Ueda , Manabu Yanagihara , Yasuhiro Uemoto , Tsuyoshi Tanaka
IPC分类号： H01L29/20
CPC分类号： H01L29/7786 , H01L29/0843 , H01L29/1066 , H01L29/2003 , H01L29/432 , H01L29/66462 , H01L29/7783
摘要： An AlN buffer layer, an undoped GaN layer, an undoped AlGaN layer, a p-type GaN layer and a heavily doped p-type GaN layer are formed in this order. A gate electrode forms an Ohmic contact with the heavily doped p-type GaN layer. A source electrode and a drain electrode are provided on the undoped AlGaN layer. A pn junction is formed in a gate region by a two dimensional electron gas generated at an interface between the undoped AlGaN layer and the undoped GaN layer and the p-type GaN layer, so that a gate voltage can be increased.
摘要翻译：依次形成AlN缓冲层，未掺杂的GaN层，未掺杂的AlGaN层，p型GaN层和重掺杂的p型GaN层。栅电极与重掺杂的p型GaN层形成欧姆接触。源电极和漏电极设置在未掺杂的AlGaN层上。通过在未掺杂的AlGaN层和未掺杂的GaN层和p型GaN层之间的界面处产生的二维电子气在栅极区域中形成pn结，从而可以提高栅极电压。

5. 发明申请

US20090121775A1 TRANSISTOR AND METHOD FOR OPERATING THE SAME 有权
标题翻译：晶体管及其操作方法
公开(公告)号：US20090121775A1
公开(公告)日：2009-05-14
申请号：US11995040
申请日：2006-06-27
申请人： Daisuke Ueda , Tsuyoshi Tanaka , Yasuhiro Uemoto , Tetsuzo Ueda , Manabu Yanagihara , Masahiro Hikita , Hiroaki Ueno
发明人： Daisuke Ueda , Tsuyoshi Tanaka , Yasuhiro Uemoto , Tetsuzo Ueda , Manabu Yanagihara , Masahiro Hikita , Hiroaki Ueno
IPC分类号： H01L29/207 , H03K17/687
CPC分类号： H01L29/739 , H01L29/1066 , H01L29/2003 , H01L29/4175 , H01L29/7786
摘要： In a transistor, an AlN buffer layer 102, an undoped GaN layer 103, an undoped AlGaN layer 104, a p-type control layer 105, and a p-type contact layer 106 are formed in this order on a sapphire substrate 101. The transistor further includes a gate electrode 110 in ohmic contact with the p-type contact layer 106, and a source electrode 108 and a drain electrode 109 provided on the undoped AlGaN layer 104. By applying a positive voltage to the p-type control layer 105, holes are injected into a channel to increase a current flowing in the channel.
摘要翻译：在晶体管中，在蓝宝石衬底101上依次形成AlN缓冲层102，未掺杂的GaN层103，未掺杂的AlGaN层104，p型控制层105和p型接触层106。晶体管还包括与p型接触层106欧姆接触的栅电极110以及设置在未掺杂的AlGaN层104上的源电极108和漏极109.通过向p型控制层105施加正电压，孔被注入到通道中以增加在通道中流动的电流。

6. 发明授权

US07217960B2 Semiconductor device 有权
标题翻译：半导体器件
公开(公告)号：US07217960B2
公开(公告)日：2007-05-15
申请号：US11325340
申请日：2006-01-05
申请人： Hiroaki Ueno , Tetsuzo Ueda , Yasuhiro Uemoto , Daisuke Ueda , Tsuyoshi Tanaka , Manabu Yanagihara , Yutaka Hirose , Masahiro Hikita
发明人： Hiroaki Ueno , Tetsuzo Ueda , Yasuhiro Uemoto , Daisuke Ueda , Tsuyoshi Tanaka , Manabu Yanagihara , Yutaka Hirose , Masahiro Hikita
IPC分类号： H01L33/00
CPC分类号： H01L29/7786 , H01L29/2003
摘要： It is an object of the present invention to provide a semiconductor device, which can simultaneously achieve a normally-off mode of HFET and an improvement in Imax, and further achieve an improvement in gm and a reduction in gate leakage current. In order to keep a thin barrier layer 13 on an operation layer 12 of a substrate 11 directly under a gate electrode for mostly contributing to achieve the normally-off mode and also implement the high Imax, it is configured in such a way that a thickness of the barrier layer 13 can be increased by the semiconductor layer 17 between gate and source regions and between gate and drain regions. It is therefore possible to achieve the normally-off mode and an improvement in Imax as compared with an FET in which a thickness of the barrier layer is designed so as to be uniform. An insulating film 18 with a dielectric constant higher than that of the barrier layer is further inserted between a gate electrode 16 and the barrier layers 13, so that an improvement in gm and a reduction in gate leakage current can be achieved.
摘要翻译：本发明的一个目的是提供一种半导体器件，其可以同时实现HFET的常闭模式和改进的最大值，并进一步实现gm的改善和栅极漏电流的减小。为了在栅电极正下方的基板11的操作层12上保持薄势垒层13，主要用于实现常关模式并且还实现高I max，配置成使得栅极和源极区域之间以及栅极和漏极区域之间的半导体层17可以增加阻挡层13的厚度。因此与阻挡层的厚度被设计为均匀的FET相比，可以实现常关模式和I 的改善。介电常数高于阻挡层的绝缘膜18进一步插入在栅电极16和阻挡层13之间，从而改善gm和栅极漏电流的减小可以实现。

7. 发明授权

US08164115B2 Nitride semiconductor device 有权
标题翻译：氮化物半导体器件
公开(公告)号：US08164115B2
公开(公告)日：2012-04-24
申请号：US13010238
申请日：2011-01-20
申请人： Masahiro Hikita , Tetsuzo Ueda , Manabu Yanagihara , Yasuhiro Uemoto , Tsuyoshi Tanaka
发明人： Masahiro Hikita , Tetsuzo Ueda , Manabu Yanagihara , Yasuhiro Uemoto , Tsuyoshi Tanaka
IPC分类号： H01L21/337 , H01L21/335
CPC分类号： H01L29/7786 , H01L29/1066 , H01L29/2003 , H01L29/4175 , H01L29/432 , H01L29/66462
摘要： A nitride semiconductor device includes: a substrate; a first nitride semiconductor layer formed over the substrate; a second nitride semiconductor layer formed on the first nitride semiconductor layer and having a larger band gap energy than the first nitride semiconductor layer; a third nitride semiconductor layer formed on the second nitride semiconductor layer and including a p-type nitride semiconductor with at least a single-layer structure; a gate electrode formed on the third nitride semiconductor layer; and a source electrode and a drain electrode formed in regions located on both sides of the gate electrode, respectively. The third nitride semiconductor layer has a thickness greater in a portion below the gate electrode than in a portion below the side of the gate electrode.
摘要翻译：氮化物半导体器件包括：衬底; 形成在所述基板上的第一氮化物半导体层; 形成在所述第一氮化物半导体层上并且具有比所述第一氮化物半导体层更大的带隙能量的第二氮化物半导体层; 形成在所述第二氮化物半导体层上并且包括具有至少单层结构的p型氮化物半导体的第三氮化物半导体层; 形成在所述第三氮化物半导体层上的栅电极; 以及分别形成在位于栅电极两侧的区域中的源电极和漏电极。所述第三氮化物半导体层的厚度比所述栅极电极侧的部分的厚度大。

8. 发明授权

US08148752B2 Field effect transistor 有权
标题翻译：场效应晶体管
公开(公告)号：US08148752B2
公开(公告)日：2012-04-03
申请号：US13021118
申请日：2011-02-04
申请人： Ayanori Ikoshi , Shingo Hashizume , Masahiro Hikita , Hiroto Yamagiwa , Manabu Yanagihara
发明人： Ayanori Ikoshi , Shingo Hashizume , Masahiro Hikita , Hiroto Yamagiwa , Manabu Yanagihara
IPC分类号： H01L29/778
CPC分类号： H01L29/7786 , H01L29/2003 , H01L29/41758
摘要： A field effect transistor includes a semiconductor stack formed on a substrate, and having a first nitride semiconductor layer and a second nitride semiconductor layer. A source electrode and a drain electrode are formed on the semiconductor stack so as to be separated from each other. A gate electrode is formed between the source electrode and the drain electrode so as to be separated from the source electrode and the drain electrode. A hole injection portion is formed near the drain electrode. The hole injection portion has a p-type third nitride semiconductor layer, and a hole injection electrode formed on the third nitride semiconductor layer. The hole injection electrode and the drain electrode have substantially the same potential.
摘要翻译：场效应晶体管包括形成在衬底上的半导体堆叠，并且具有第一氮化物半导体层和第二氮化物半导体层。源电极和漏电极形成在半导体堆叠上以便彼此分离。在源电极和漏电极之间形成栅电极，以与源电极和漏电极分离。在漏电极附近形成空穴注入部。空穴注入部分具有p型第三氮化物半导体层和形成在第三氮化物半导体层上的空穴注入电极。空穴注入电极和漏电极具有大致相同的电位。

9. 发明授权

US08076698B2 Transistor and method for operating the same 有权
标题翻译：晶体管及其操作方法
公开(公告)号：US08076698B2
公开(公告)日：2011-12-13
申请号：US11995040
申请日：2006-06-27
申请人： Daisuke Ueda , Tsuyoshi Tanaka , Yasuhiro Uemoto , Tetsuzo Ueda , Manabu Yanagihara , Masahiro Hikita , Hiroaki Ueno
发明人： Daisuke Ueda , Tsuyoshi Tanaka , Yasuhiro Uemoto , Tetsuzo Ueda , Manabu Yanagihara , Masahiro Hikita , Hiroaki Ueno
IPC分类号： H01L31/0328
CPC分类号： H01L29/739 , H01L29/1066 , H01L29/2003 , H01L29/4175 , H01L29/7786
摘要： In a transistor, an AlN buffer layer 102, an undoped GaN layer 103, an undoped AlGaN layer 104, a p-type control layer 105, and a p-type contact layer 106 are formed in this order on a sapphire substrate 101. The transistor further includes a gate electrode 110 in ohmic contact with the p-type contact layer 106, and a source electrode 108 and a drain electrode 109 provided on the undoped AlGaN layer 104. By applying a positive voltage to the p-type control layer 105, holes are injected into a channel to increase a current flowing in the channel.
摘要翻译：在晶体管中，在蓝宝石衬底101上依次形成AlN缓冲层102，未掺杂的GaN层103，未掺杂的AlGaN层104，p型控制层105和p型接触层106。晶体管还包括与p型接触层106欧姆接触的栅电极110以及设置在未掺杂的AlGaN层104上的源电极108和漏极109.通过向p型控制层105施加正电压，孔被注入到通道中以增加在通道中流动的电流。

10. 发明授权

US07576373B1 Nitride semiconductor device and method for manufacturing the same 有权
标题翻译：氮化物半导体器件及其制造方法
公开(公告)号：US07576373B1
公开(公告)日：2009-08-18
申请号：US11595966
申请日：2006-11-13
申请人： Masahiro Hikita , Manabu Yanagihara , Tetsuzo Ueda , Yasuhiro Uemoto , Tsuyoshi Tanaka
发明人： Masahiro Hikita , Manabu Yanagihara , Tetsuzo Ueda , Yasuhiro Uemoto , Tsuyoshi Tanaka
IPC分类号： H01L31/72
CPC分类号： H01L29/7787 , H01L29/1066 , H01L29/2003 , H01L29/432 , H01L29/66462
摘要： An AlN buffer layer, an undoped GaN layer, an undoped AlGaN layer, a first p-AlGaN layer, a second p-AlGaN layer and a high concentration p-GaN layer are formed in this order on a substrate. A gate electrode establishes ohmic contact with the high concentration p-GaN layer. A source electrode and a drain electrode are formed on the undoped AlGaN layer. Two-dimensional electron gas generated at the interface between the undoped AlGaN layer and the undoped GaN layer and the first and second p-AlGaN layers form a pn junction in a gate region. The second p-AlGaN layer covers a SiN film in part.
摘要翻译：在衬底上依次形成AlN缓冲层，未掺杂的GaN层，未掺杂的AlGaN层，第一p-AlGaN层，第二p-AlGaN层和高浓度p-GaN层。栅电极与高浓度p-GaN层建立欧姆接触。在未掺杂的AlGaN层上形成源电极和漏电极。在未掺杂的AlGaN层和未掺杂的GaN层之间的界面处产生的二维电子气和第一和第二p-AlGaN层在栅极区域中形成pn结。第二p-AlGaN层部分覆盖SiN膜。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式