会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Surface treatment agent and surface treatment method
    • 表面处理剂和表面处理方法
    • US08623131B2
    • 2014-01-07
    • US12889905
    • 2010-09-24
    • Masaaki YoshidaMai SugawaraJun Koshiyama
    • Masaaki YoshidaMai SugawaraJun Koshiyama
    • C09D5/00
    • C09D7/20
    • Provided are a surface treatment agent that can effectively suppress pattern collapse of an inorganic pattern or resin pattern provided on a substrate, a surface treatment method using such a surface treatment agent, as well as a surface treatment agent that can carry out silylation treatment to a high degree on the surface of a substrate, and a surface treatment method using such a surface treatment agent. A surface treatment agent is used that is employed in hydrophobization treatment of a substrate surface and includes a silylation agent containing at least one compound having a disilazane structure and a solvent containing a five- or six-membered ring lactone compound.
    • 提供了能够有效地抑制基板上设置的无机图案或树脂图案的图案塌陷的表面处理剂,使用这样的表面处理剂的表面处理方法以及可以进行甲硅烷基化处理的表面处理剂 在基材表面上的高度,以及使用这种表面处理剂的表面处理方法。 使用表面处理剂,其用于底物表面的疏水化处理,并且包括含有至少一种具有二硅氮烷结构的化合物和含有五元或六元环内酯化合物的溶剂的甲硅烷基化剂。
    • 3. 发明授权
    • Surface treatment agent and surface treatment method
    • 表面处理剂和表面处理方法
    • US08410296B2
    • 2013-04-02
    • US12943466
    • 2010-11-10
    • Masaaki YoshidaMai SugawaraNaohisa UenoJun Koshiyama
    • Masaaki YoshidaMai SugawaraNaohisa UenoJun Koshiyama
    • C07F7/10
    • C07F7/10G03F7/11
    • Provided are a surface treatment agent for which hydrophobization to a high degree is possible even in a case of the material of a substrate surface being TiN or SiN, and surface treatment method using such a surface treatment agent. The surface treatment agent according to the present invention contains a cyclic silazane compound. As this cyclic silazane compound, a cyclic disilazane compound such as 2,2,5,5-tetramethyl-2,5-disila-1-azacyclopentane and 2,2,6,6-tetramethyl-2,6-disila-1-azacyclohexane and a cyclic trisilazane compound such as 2,2,4,4,6,6-hexamethylcyclotrisilazane and 2,4,6-trimethyl-2,4,6-trivinylcyclotrisilazane are preferred. In the surface treatment, a substrate surface is exposed to a surface treatment agent according to the present invention, and the substrate surface is hydrophobized.
    • 即使在基材表面的材料为TiN或SiN的情况下,也可以使用这种表面处理剂的表面处理方法,能够高度疏水化的表面处理剂。 本发明的表面处理剂含有环状硅氮烷化合物。 作为该环状硅氮烷化合物,可以使用2,2,5,5-四甲基-2,5-二脱氧-1-氮杂环戊烷和2,2,6,6-四甲基-2,6-二脱氧-1- 氮杂环己烷和环状三硅氮烷化合物如2,2,4,4,6,6-六甲基环三硅氮烷和2,4,6-三甲基-2,4,6-三乙烯基环三氮烷是优选的。 在表面处理中,将基材表面暴露于根据本发明的表面处理剂,并且将基材表面疏水化。
    • 10. 发明授权
    • Semiconductor device having non-volatile memory cell
    • 具有非易失性存储单元的半导体器件
    • US07579645B2
    • 2009-08-25
    • US10588479
    • 2005-12-19
    • Masaaki Yoshida
    • Masaaki Yoshida
    • H01L29/788
    • G11C16/30G11C16/0433H01L21/823462H01L27/115H01L27/11521H01L27/11524
    • A semiconductor device is disclosed that includes a nonvolatile memory cell having a memory transistor and a selection transistor, and a peripheral circuit transistor. The memory transistor includes a memory gate oxide film that is arranged on a semiconductor substrate, and a floating gate made of polysilicon that is arranged on the memory gate oxide film. The selection transistor is serially connected to the memory transistor and includes a selection gate oxide film that is arranged on the semiconductor substrate, and a selection gate made of polysilicon that is arranged on the selection gate oxide film. The peripheral circuit transistor includes a peripheral circuit gate oxide film that is arranged on the semiconductor substrate, and a peripheral circuit gate made of polysilicon that is arranged on the peripheral circuit gate oxide film. The memory gate oxide film is arranged to be thinner than the peripheral circuit gate oxide film.
    • 公开了一种半导体器件,其包括具有存储晶体管和选择晶体管的非易失性存储单元和外围电路晶体管。 存储晶体管包括布置在半导体衬底上的存储栅极氧化膜和布置在存储栅极氧化膜上的由多晶硅制成的浮置栅极。 选择晶体管串联连接到存储晶体管,并且包括布置在半导体衬底上的选择栅极氧化膜以及布置在选择栅氧化膜上的由多晶硅制成的选择栅极。 外围电路晶体管包括布置在半导体衬底上的外围电路栅极氧化膜,以及设置在外围电路栅氧化膜上的由多晶硅制成的外围电路栅极。 存储栅氧化膜被布置成比外围电路栅极氧化膜薄。