会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明专利
    • Integrated circuit and apparatus
    • 集成电路和设备
    • JP2013239233A
    • 2013-11-28
    • JP2013161466
    • 2013-08-02
    • Marvell World Trade Ltdマーベル ワールド トレード リミテッド
    • SUTARDJA PANTAS
    • G11C16/06G11C16/02G11C16/04
    • G11C7/1048G11C16/0491G11C16/08G11C16/24G11C2207/002
    • PROBLEM TO BE SOLVED: To provide control devices and a control module in a bit line decoder for sensing states of memory cells of a memory array.SOLUTION: The control devices selectively communicate with bit lines. The control devices are arranged in a multi-level configuration having a plurality of levels, each level having more than one of the control devices. The control module selects from the bit lines a first bit line and a second bit line associated with a memory cell located in the memory array when determining a state of the memory cell. The control module generates first control signals that deselect one or more of the control devices at each level. When one or more control devices at each level are deselected, a first group of the bit lines including the first bit line is charged to a first potential, and a second group of the bit lines including the second bit line is charged to a second potential.
    • 要解决的问题:在位线解码器中提供控制装置和控制模块,用于感测存储器阵列的存储单元的状态。解决方案:控制装置选择性地与位线通信。 控制装置布置成具有多个级别的多级配置,每个级别具有多于一个的控制装置。 当确定存储器单元的状态时,控制模块从位线中选择与位于存储器阵列中的存储单元相关联的第一位线和第二位线。 控制模块产生在每个级别取消选择一个或多个控制装置的第一控制信号。 当取消选择每个级别的一个或多个控制装置时,包括第一位线的第一组位线被充电到第一电位,并且包括第二位线的第二组位线被充电到第二电位 。
    • 9. 发明专利
    • Testing storage system electronics using loopback
    • 使用回波测试存储系统电子
    • JP2007226942A
    • 2007-09-06
    • JP2007008412
    • 2007-01-17
    • Marvell World Trade Ltdマーベル ワールド トレード リミテッド
    • SUTARDJA PANTAS
    • G11B20/18
    • G11B27/36G11B2220/2516
    • PROBLEM TO BE SOLVED: To provide an internal testing system (inspection) for an electronic device and a sub-system in a hard disk system.
      SOLUTION: A system 60 is provided with a hard disk controller (HDC) module 37 controlling the hard disk and a read channel (RC) device 25 communicating with the HDC module 37 via a read bus and a write bus.The RC device 25 has a loopback circuit looping back selectively the write bus to the read bus. The RC device generates a write clock for the HDC module 37 to write data on the write bus and a read clock for the HDC module 37 to read the data on the read bus. The write clock is independent of the read clock.
      COPYRIGHT: (C)2007,JPO&INPIT
    • 要解决的问题:为硬盘系统中的电子设备和子系统提供内部测试系统(检查)。 解决方案:系统60设置有控制硬盘的硬盘控制器(HDC)模块37和经由读总线和写总线与HDC模块37通信的读通道(RC)设备25。 器件25具有环回电路,用于将写总线选择性地回路到读总线。 RC装置产生用于HDC模块37的写入时钟,以写入总线上的数据和HDC模块37的读取时钟来读取读取总线上的数据。 写时钟与读时钟无关。 版权所有(C)2007,JPO&INPIT