会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Process for dithering a time to digital converter and circuits for performing said process
    • 将时间抖动到数字转换器和用于执行所述处理的电路的处理
    • US08344918B2
    • 2013-01-01
    • US12027696
    • 2008-02-07
    • Pierre BaudinCyril Joubert
    • Pierre BaudinCyril Joubert
    • H03M1/48
    • H03L7/091G04F10/005
    • A process inserts a random noise in a Time to Digital Converter (TDC) designed for calculating the phase error between a first high frequency signal FDCO with respect to a second reference signal, switching at a lower frequency. The process involves: processing of the first signal FDCO by using a chain of delays having a set of n elementary delays which number is chosen so as to extend over a full period of the first signal; storing the outputs of the chain of delays in a set of latches and generation of a thermometer code presenting a stream of “1” separated from a stream of “0” by a border corresponding to the transition of the first signal with respect to the second reference signal; reducing the thermometer code by a random number PN of bits; processing of the result in an edge detecting and thermometer code decoding so as to generate two variables Δtr and Δtf which are representative of the difference between the rise and fall time of the first signal with respect to the second reference signal; computing the normalized gain so as to generate an average value of 1/TDCO; adding to the value Δtr a binary value corresponding to the number of bits PN; multiplying the preceding result by the average value of 1/TDCO and computing the phase error between the signals. The delay chain may be arranged with inverters. The process is particularly but not exclusively useful for carrying out a TDC convertor for the purpose of synthesizing of frequencies.
    • 一个过程在随时间数字转换器(TDC)中插入随机噪声,该数字转换器设计用于计算相对于第二参考信号的第一高频信号FDCO之间的相位误差,以较低频率切换。 该过程涉及:通过使用具有一组n个基本延迟的延迟链来处理第一信号FDCO,该数目被选择为在第一信号的整个周期上延伸; 将所述延迟链的输出存储在一组锁存器中,以及生成温度计代码,其呈现与0的流分离的流,所述流与相对于所述第二参考信号的所述第一信号的转变相对应的边界; 通过比特的随机数PN减少温度计代码; 处理边缘检测和温度计码解码中的结果,以便产生代表第一信号相对于第二参考信号的上升和下降时间之差的变量Dgr; tr和&Dgr; tf; 计算归一化增益以产生1 / TDCO的平均值; 添加值Dgr; tr对应于位数PN的二进制值; 将前面的结果乘以1 / TDCO的平均值,并计算信号之间的相位误差。 延迟链可以配置有逆变器。 为了合成频率,该过程特别但非完全有用于执行TDC转换器。
    • 3. 发明申请
    • PROCESS FOR DITHERING A TIME TO DIGITAL CONVERTER AND CIRCUITS FOR PERFORMING SAID PROCESS
    • 数字转换器的时间过程和执行过程的电路
    • US20080297208A1
    • 2008-12-04
    • US12027696
    • 2008-02-07
    • Pierre BaudinCyril Joubert
    • Pierre BaudinCyril Joubert
    • H03B21/00
    • H03L7/091G04F10/005
    • A process inserts a random noise in a Time to Digital Converter (TDC) designed for calculating the phase error between a first high frequency signal FDCO with respect to a second reference signal, switching at a lower frequency. The process involves: processing of the first signal FDCO by using a chain of delays having a set of n elementary delays which number is chosen so as to extend over a full period of the first signal; storing the outputs of the chain of delays in a set of latches and generation of a thermometer code presenting a stream of “1” separated from a stream of “0” by a border corresponding to the transition of the first signal with respect to the second reference signal; reducing the thermometer code by a random number PN of bits; processing of the result in an edge detecting and thermometer code decoding so as to generate two variables Δtr and Δtf which are representative of the difference between the rise and fall time of the first signal with respect to the second reference signal; computing the normalized gain so as to generate an average value of 1/TDCO; adding to the value Δtr a binary value corresponding to the number of bits PN; multiplying the preceding result by the average value of 1/TDCO and computing the phase error between the signals. The delay chain may be arranged with inverters. The process is particularly but not exclusively useful for carrying out a TDC convertor for the purpose of synthesizing of frequencies.
    • 一个过程在随时间数字转换器(TDC)中插入随机噪声,该数字转换器设计用于计算相对于第二参考信号的第一高频信号FDCO之间的相位误差,以较低频率切换。 该过程涉及:通过使用具有一组n个基本延迟的延迟链来处理第一信号FDCO,该数目被选择为在第一信号的整个周期上延伸; 将延迟链的输出存储在一组锁存器中,并生成呈现与“0”流分离的“1”流的温度计代码相对于第二信号相对于第二信号的转变的边界 参考信号; 通过比特的随机数PN减少温度计代码; 处理结果在边缘检测和温度计码解码中,以产生代表第一信号相对于第二参考信号的上升和下降时间之差的变量Deltatr和Deltatf; 计算归一化增益以产生1 / TDCO的平均值; 向值Deltatr添加与位数PN对应的二进制值; 将前面的结果乘以1 / TDCO的平均值,并计算信号之间的相位误差。 延迟链可以配置有逆变器。 为了合成频率,该过程特别但非完全有用于执行TDC转换器。