专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07465973B2 Integrated circuit having gates and active regions forming a regular grating 失效
公开(公告)号：US07465973B2
公开(公告)日：2008-12-16
申请号：US11065837
申请日：2005-02-25
申请人： Leland Chang , Hon-Sum Philip Wong
发明人： Leland Chang , Hon-Sum Philip Wong
IPC分类号： H01L29/80
CPC分类号： H01L27/1104 , H01L27/11
摘要： A semiconductor device includes a plurality of repeatable circuit cells connectable to one or more conductors providing at least electrical connection to the circuit cells and/or electrical connection between one or more circuit elements in the cells. Each of the circuit cells are configured having gates and active regions forming a grating, wherein, for a given active layer in the device, a width of each active region is substantially the same relative to one another, a spacing between any two adjacent active regions is substantially the same, a width of each gate is substantially the same relative to one another, and a spacing between any two adjacent gates is substantially the same.

2. 发明申请

US20080210981A1 Integrated Circuit Having Gates and Active Regions Forming a Regular Grating 失效
标题翻译：具有栅格和有源区域的集成电路形成常规光栅
公开(公告)号：US20080210981A1
公开(公告)日：2008-09-04
申请号：US12120878
申请日：2008-05-15
申请人： Leland Chang , Hon-Sum Philip Wong
发明人： Leland Chang , Hon-Sum Philip Wong
IPC分类号： H01L29/80
CPC分类号： H01L27/1104 , H01L27/11
摘要： A semiconductor device includes a plurality of repeatable circuit cells connectable to one or more conductors providing at least electrical connection to the circuit cells and/or electrical connection between one or more circuit elements in the cells. Each of the circuit cells are configured having gates and active regions forming a grating, wherein, for a given active layer in the device, a width of each active region is substantially the same relative to one another, a spacing between any two adjacent active regions is substantially the same, a width of each gate is substantially the same relative to one another, and a spacing between any two adjacent gates is substantially the same.
摘要翻译：半导体器件包括可连接到一个或多个导体的多个可重复的电路单元，至少提供与电路单元的电连接和/或单元中的一个或多个电路元件之间的电连接。每个电路单元被配置成具有栅极和形成光栅的有源区，其中，对于器件中的给定有源层，每个有源区的宽度相对于彼此基本相同，任何两个相邻的有源区之间的间隔基本上相同，每个栅极的宽度相对于彼此基本相同，并且任何两个相邻栅极之间的间隔基本相同。

3. 发明授权

US07402848B2 Integrated circuit having gates and active regions forming a regular grating 失效
标题翻译：集成电路具有形成规则光栅的栅极和有源区
公开(公告)号：US07402848B2
公开(公告)日：2008-07-22
申请号：US11761741
申请日：2007-06-12
申请人： Leland Chang , Hon-Sum Philip Wong
发明人： Leland Chang , Hon-Sum Philip Wong
IPC分类号： H01L29/80
CPC分类号： H01L27/1104 , H01L27/11
摘要： A semiconductor device includes a plurality of repeatable circuit cells connectable to one or more conductors providing at least electrical connection to the circuit cells and/or electrical connection between one or more circuit elements in the cells. Each of the circuit cells are configured having gates and active regions forming a grating, wherein, for a given active layer in the device, a width of each active region is substantially the same relative to one another, a spacing between any two adjacent active regions is substantially the same, a width of each gate is substantially the same relative to one another, and a spacing between any two adjacent gates is substantially the same.
摘要翻译：半导体器件包括可连接到一个或多个导体的多个可重复的电路单元，至少提供与电路单元的电连接和/或单元中的一个或多个电路元件之间的电连接。每个电路单元被配置成具有栅极和形成光栅的有源区，其中，对于器件中的给定有源层，每个有源区的宽度相对于彼此基本相同，任何两个相邻的有源区之间的间隔基本上相同，每个栅极的宽度相对于彼此基本相同，并且任何两个相邻栅极之间的间隔基本相同。

4. 发明授权

US07791110B2 Integrated circuit having gates and active regions forming a regular grating 失效
标题翻译：集成电路具有形成规则光栅的栅极和有源区
公开(公告)号：US07791110B2
公开(公告)日：2010-09-07
申请号：US12120878
申请日：2008-05-15
申请人： Leland Chang , Hon-Sum Philip Wong
发明人： Leland Chang , Hon-Sum Philip Wong
IPC分类号： H01L29/80
CPC分类号： H01L27/1104 , H01L27/11
摘要： A semiconductor device includes a plurality of repeatable circuit cells connectable to one or more conductors providing at least electrical connection to the circuit cells and/or electrical connection between one or more circuit elements in the cells. Each of the circuit cells are configured having gates and active regions forming a grating, wherein, for a given active layer in the device, a width of each active region is substantially the same relative to one another, a spacing between any two adjacent active regions is substantially the same, a width of each gate is substantially the same relative to one another, and a spacing between any two adjacent gates is substantially the same.
摘要翻译：半导体器件包括可连接到一个或多个导体的多个可重复的电路单元，至少提供与电路单元的电连接和/或单元中的一个或多个电路元件之间的电连接。每个电路单元被配置成具有栅极和形成光栅的有源区，其中，对于器件中的给定有源层，每个有源区的宽度相对于彼此基本相同，任何两个相邻的有源区之间的间隔基本上相同，每个栅极的宽度相对于彼此基本相同，并且任何两个相邻栅极之间的间隔基本相同。

5. 发明申请

US20120142158A1 Self-Aligned Nanotube Field Effect Transistor and Method of Fabricating Same 有权
标题翻译：自对准纳米管场效应晶体管及其制造方法
公开(公告)号：US20120142158A1
公开(公告)日：2012-06-07
申请号：US13368901
申请日：2012-02-08
申请人： Joerg Appenzeller , Phaedon Avouris , Kevin K. Chan , Philip G. Collins , Richard Martel , Hon-Sum Philip Wong
发明人： Joerg Appenzeller , Phaedon Avouris , Kevin K. Chan , Philip G. Collins , Richard Martel , Hon-Sum Philip Wong
IPC分类号： H01L21/336 , B82Y40/00
CPC分类号： H01L51/0516 , B82Y10/00 , H01L29/0665 , H01L29/0673 , H01L29/0676 , H01L51/0048 , H01L51/0052 , H01L51/0545 , Y10S977/842 , Y10S977/938 , Y10S977/94
摘要： A self-aligned carbon-nanotube field effect transistor semiconductor device comprises a carbon-nanotube deposited on a substrate, a source and a drain formed at a first end and a second end of the carbon-nanotube, respectively, and a gate formed substantially over a portion of the carbon-nanotube, separated from the carbon-nanotube by a dielectric film.
摘要翻译：自对准碳纳米管场效应晶体管半导体器件分别包括沉积在基板上的碳纳米管，分别形成在碳纳米管的第一端和第二端的源极和漏极，以及基本上形成的栅极碳纳米管的一部分，通过电介质膜与碳纳米管分离。

6. 发明授权

US06628333B1 Digital instant camera having a printer 失效
标题翻译：具有打印机的数字即时相机
公开(公告)号：US06628333B1
公开(公告)日：2003-09-30
申请号：US08967853
申请日：1997-11-12
申请人： Sudhir Muniswamy Gowda , Mary Yvonne Lanzerotti , Dale Jonathan Pearson , Hon-Sum Philip Wong
发明人： Sudhir Muniswamy Gowda , Mary Yvonne Lanzerotti , Dale Jonathan Pearson , Hon-Sum Philip Wong
IPC分类号： H04N5222
CPC分类号： H04N1/2154 , H04N1/00347 , H04N1/0044 , H04N1/00538 , H04N1/2112 , H04N2101/00 , H04N2201/0082 , H04N2201/0084 , H04N2201/0089
摘要： In an illustrative embodiment, an instant camera is provided which includes an imager for receiving an image of an object to be photographed. The imager outputs a signal corresponding to the received image, and a memory device stores the signal. A printer prints instant film photographs corresponding to received or stored images, and has the capability to print at least one image on a single piece of instant film. A preview unit has at least one display for displaying an image corresponding to a received or stored image. A controller, in communication with the imager, the memory device, the printer, and the preview unit, controls the transfer of the signal from the imager to the memory device, from the memory device to the printer, and from the memory device to the preview unit.
摘要翻译：在说明性实施例中，提供了一种即时相机，其包括用于接收待拍摄对象的图像的成像器。成像器输出与接收到的图像相对应的信号，存储器件存储信号。打印机打印对应于接收或存储的图像的即时胶片照片，并且能够在单片即时胶片上打印至少一幅图像。预览单元具有用于显示与所接收或存储的图像相对应的图像的至少一个显示器。与成像器，存储设备，打印机和预览单元通信的控制器控制从成像器到存储器设备的信号从存储设备到打印机以及从存储设备传输到存储设备预览单元。

7. 发明授权

US06344877B1 Image sensor with dummy pixel or dummy pixel array 失效
标题翻译：具有虚拟像素或伪像素阵列的图像传感器
公开(公告)号：US06344877B1
公开(公告)日：2002-02-05
申请号：US08873539
申请日：1997-06-12
申请人： Sudhir Muniswamy Gowda , Hyun Jong Shin , Hon-Sum Philip Wong , Peter Hong Xiao , Jungwook Yang
发明人： Sudhir Muniswamy Gowda , Hyun Jong Shin , Hon-Sum Philip Wong , Peter Hong Xiao , Jungwook Yang
IPC分类号： H04N964
CPC分类号： H04N5/3745 , H04N5/3575 , H04N5/361 , H04N5/3651
摘要： Disclosed is an image sensor including one or more dummy pixels that produce a reference signal which is used to compensate for errors within the devices of the main pixel cells. In one embodiment, at least one dummy pixel is used in conjunction with other circuitry to correct for nonlinearities in the transfer characteristic of a source follower transistor within each pixel. In another embodiment, an array of dummy pixels is used to correct for leakage current within the pixels during an electronic shutter mode of operation. The two techniques can be combined whereby both threshold voltage mismatch and leakage current are compensated for.
摘要翻译：公开了一种图像传感器，其包括产生用于补偿主像素单元的装置内的误差的参考信号的一个或多个虚拟像素。在一个实施例中，至少一个虚拟像素与其他电路结合使用，以校正每个像素内的源极跟随器晶体管的传输特性中的非线性。在另一个实施例中，在电子快门操作模式期间，使用虚拟像素阵列来校正像素内的漏电流。可以组合两种技术，由此补偿阈值电压失配和泄漏电流。

8. 发明授权

US5877715A Correlated double sampling with up/down counter 失效
标题翻译：相关双重采样与上/下计数器
公开(公告)号：US5877715A
公开(公告)日：1999-03-02
申请号：US873537
申请日：1997-06-12
申请人： Sudhir Muniswamy Gowda , Hyun Jong Shin , Hon-Sum Philip Wong , Peter Hong Xiao , Jungwook Yang
发明人： Sudhir Muniswamy Gowda , Hyun Jong Shin , Hon-Sum Philip Wong , Peter Hong Xiao , Jungwook Yang
IPC分类号： H03M1/12 , H03M1/56 , H04N5/363 , H04N5/374 , H04N5/378 , H04N1/40 , H03M1/46
CPC分类号： H03M1/1295 , H03M1/1023 , H03M1/123 , H04N3/155 , H03M1/56
摘要： Disclosed is a circuit for performing correlated double sampling entirely in the digital domain. In an exemplary embodiment, the circuit includes a plurality of comparators, each having a first input coupled to an associated data line for receiving first and second signals in first and second sampling intervals, respectively. A time varying reference signal is applied to the second input of each comparator. A plurality of up/down counters are coupled to respective ones of the comparators, and each is operable to count in a first direction during the first sampling interval and in an opposite direction during the second sampling interval. Each up/down counter is caused to stop counting when the amplitude of the variable reference signal substantially equals the amplitude of the respective first or second signal. As a result, each up/down counter provides an output representing a subtraction of one of said first or second signals from the other. The invention has particular utility when used in conjunction with a CMOS image sensor.
摘要翻译：公开了一种完全在数字领域进行相关双重采样的电路。在示例性实施例中，电路包括多个比较器，每个比较器具有耦合到相关联的数据线的第一输入，用于分别在第一和第二采样间隔中接收第一和第二信号。时变参考信号被施加到每个比较器的第二输入端。多个向上/向下计数器耦合到相应的比较器，并且每个可操作以在第一采样间隔期间以第一方向计数，并且在第二采样间隔期间以相反的方向计数。当可变参考信号的幅度基本上等于相应的第一或第二信号的幅度时，使每个向上/向下计数器停止计数。结果，每个向上/向下计数器提供表示从另一个减去所述第一或第二信号之一的输出。当与CMOS图像传感器结合使用时，本发明具有特别的用途。

9. 发明授权

US5773331A Method for making single and double gate field effect transistors with sidewall source-drain contacts 失效
标题翻译：制造具有侧壁源极 - 漏极触点的单栅极和双栅极场效应晶体管的方法
公开(公告)号：US5773331A
公开(公告)日：1998-06-30
申请号：US767916
申请日：1996-12-17
申请人： Paul Michael Solomon , Hon-Sum Philip Wong
发明人： Paul Michael Solomon , Hon-Sum Philip Wong
IPC分类号： H01L21/336 , H01L29/417 , H01L29/786 , H01L21/86
CPC分类号： H01L29/66772 , H01L29/41733 , H01L29/78648
摘要： The present invention concerns single-gate and double-gate field effect transistors having a sidewall source contact and a sidewall drain contact, and methods for making such field effect transistors. The channel of the present field effect transistors is raised with respect to the support structure underneath and the source and drain regions form an integral part of the channel.
摘要翻译：本发明涉及具有侧壁源极接触和侧壁漏极接触的单栅极和双栅极场效应晶体管，以及用于制造这种场效应晶体管的方法。本场效应晶体管的通道相对于下面的支撑结构升高，并且源极和漏极区域形成通道的整体部分。

10. 发明授权

US5708263A Photodetector array 失效
标题翻译：光电检测器阵列
公开(公告)号：US5708263A
公开(公告)日：1998-01-13
申请号：US600706
申请日：1996-02-13
申请人： Hon-Sum Philip Wong
发明人： Hon-Sum Philip Wong
IPC分类号： H01L27/146 , H04N5/335 , H04N5/357 , H04N5/374 , H01J40/14
CPC分类号： H04N5/335 , H01L27/14609
摘要： A photodetector array for sensing radiant energy is described incorporating photodetectors, a respective semiconductor region for holding charge and two transistors coupled in series at each pixel, and a column load transistor. An amplifier at the load transistor may provide gain while providing dynamic range compression and a reduction in signal noise due to resetting of the voltage at the semiconductor regions. The invention overcomes the problem of CMOS manufacturing of photodetector arrays and for a simplified circuit per pixel to enable denser arrays and reduced noise.
摘要翻译：描述了用于感测辐射能的光电检测器阵列，其包括光电检测器，用于保持电荷的相应半导体区域和在每个像素处串联连接的两个晶体管和列负载晶体管。负载晶体管处的放大器可以提供增益，同时提供动态范围压缩以及由于半导体区域处的电压复位而引起的信号噪声的降低。本发明克服了光电探测器阵列的CMOS制造和每像素简化电路的问题，以使得更加密集的阵列和降低的噪声。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式