专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2005010781A1 AN OBJECT CREATION STRATEGY FOR SIMULATOR MODULES 审中-公开
标题翻译：模拟器模块的对象创建策略
公开(公告)号：WO2005010781A1
公开(公告)日：2005-02-03
申请号：PCT/IB2004/051221
申请日：2004-07-14
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , KENTER, Harm, J., H., N. , HARMSZE, Francoise, J. , BURCHARD, Artur, T.
发明人： KENTER, Harm, J., H., N. , HARMSZE, Francoise, J. , BURCHARD, Artur, T.
IPC分类号： G06F17/50
CPC分类号： G06F17/5022
摘要： The present invention relates to a method of performing a simulation based on a simulation model, wherein the simulation model comprises a number of interconnected simulation objects, where at least part of the simulation objects is adapted to be sim+ted based on simulation code defined in accessible modules identified by a module ID, and where at least a part of said accessible modules has an attached module specific object creator defining how the simulation code in the module is to be handled when simulating an object defined by the module, the method of performing the simulation comprising the steps of: initializing the simulation by registering, in a simulation system accessible d ' abase, a link between the module ID and how to access the module specific object creator and accessing said module specific object creator when simulating an object defined by the attached module. Thereby the definition on how the simulation code in the modules is to be handled is no longer inside the simulator, and the kernel of the simulator does not need to be recompiled when adding new modules. Instead, the simulator can just look in the database, which provides the link between the module names from the system model and how to access the module specific object creator.
摘要翻译：本发明涉及一种基于仿真模型执行仿真的方法，其中仿真模型包括多个互连的仿真对象，其中至少部分仿真对象适于基于模拟代码中的定义由模块ID识别的可访问模块，并且其中至少一部分所述可访问模块具有附加的模块特定对象创建者，其定义当模拟由模块定义的对象时模块中的模拟代码如何被处理，执行方法该模拟包括以下步骤：通过在模拟系统可访问的模拟系统中注册模块ID之间的链接以及如何访问模块特定对象创建者并且在模拟由附件模块。因此，如何处理模块中的模拟代码的定义不再在模拟器内，并且在添加新模块时，模拟器的内核不需要重新编译。相反，模拟器只能查看数据库，这提供了来自系统模型的模块名称之间的链接以及如何访问模块特定对象创建者。

2. 发明申请

WO2006059283A3 STREAMING MEMORY CONTROLLER 审中-公开
公开(公告)号：WO2006059283A3
公开(公告)日：2006-06-08
申请号：PCT/IB2005/053970
申请日：2005-11-30
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , BURCHARD, Artur , HEKSTRA-NOWACKA, Ewa , HARMSZE, Francoise, J. , VAN DEN HAMER, Peter
发明人： BURCHARD, Artur , HEKSTRA-NOWACKA, Ewa , HARMSZE, Francoise, J. , VAN DEN HAMER, Peter
IPC分类号： H04L12/56
摘要： A memory controller (SMC) is provided for coupling a memory (MEM) to a network (N). The memory controller (SMC) comprises a first interface (PI), a streaming memory unit (SMU) and a second interface (MI). The first interface (PI) is used for connecting the memory controller (SMC) to the network (N) for receiving and transmitting data streams (STl - ST4). The streaming memory unit (SMU) is coupled to the first interface (PI) for controlling data streams (STl - ST4) between the network (N) and the memory (MEM). The streaming memory unit (SMU) comprises a buffer (B) for temporarily storing at least part of the data streams (STl - ST4) and a buffer managing unit (BMU) for managing the temporarily storing of the data streams (STl - ST4) in the buffer (B). The second interlace (MI) is coupled to the streaming memory unit (SMU) for connecting the memory controller (SMC) to the memory (MEM) in order to exchange data with the memory (MEM) in bursts. The streaming memory unit (SMU) is provided to implement network services of the network (N) onto the memory (MEM).

3. 发明申请

WO2005088468A3 INTEGRATED CIRCUIT AND METHOD FOR MEMORY ACCESS CONTROL 审中-公开
公开(公告)号：WO2005088468A3
公开(公告)日：2005-09-22
申请号：PCT/IB2005/050816
申请日：2005-03-04
申请人： KONINKLIJKE PHILIPS ELECTRONICS N.V. , BURCHARD, Artur, T. , HARMSZE, Francoise, J.
发明人： BURCHARD, Artur, T. , HARMSZE, Francoise, J.
IPC分类号： G06F13/14 , G06F13/16
摘要： An integrated circuit comprising at least one processing module (PROC) for processing an application (APL) requiring specific communication parameter, at least one dynamic random access memory means (MM) for storing data, wherein the memory means (MM) is operable by a plurality of predefined operating modes, is provided. Additionally, at least one memory access selection means (SM) for selecting one of said plurality of predefined operating modes based on said communication parameters and at least one memory controller (MC) for controlling the access of said at least one dynamic random access memory means (MM) according to said predefined operating modes selected by said memory access selecting means (SM) is provided. Each of said memory controller (MC) are associated to one of the dynamic random access means (MM). An interconnect means (IM) couples the processing modules (PROC) and the memory controller (MC), such that the communication over the interconnect means (IM) is achieved.

4. 发明授权

EP1820309B1 STREAMING MEMORY CONTROLLER 有权
标题翻译： STREAMING存储器控制
公开(公告)号：EP1820309B1
公开(公告)日：2008-08-27
申请号：EP05850071.1
申请日：2005-11-30
申请人： Koninklijke Philips Electronics N.V.
发明人： BURCHARD, Artur , HEKSTRA-NOWACKA, Ewa , HARMSZE, Francoise, J. , VAN DEN HAMER, Peter
IPC分类号： H04L12/56
CPC分类号： H04L49/9063 , G06F13/1673 , H04L49/90
摘要： A memory controller (SMC) is provided for coupling a memory (MEM) to a network (N). The memory controller (SMC) comprises a first interface (PI), a streaming memory unit (SMU) and a second interface (MI). The first interface (PI) is used for connecting the memory controller (SMC) to the network (N) for receiving and transmitting data streams (STl - ST4). The streaming memory unit (SMU) is coupled to the first interface (PI) for controlling data streams (STl - ST4) between the network (N) and the memory (MEM). The streaming memory unit (SMU) comprises a buffer (B) for temporarily storing at least part of the data streams (STl - ST4) and a buffer managing unit (BMU) for managing the temporarily storing of the data streams (STl - ST4) in the buffer (B). The second interlace (MI) is coupled to the streaming memory unit (SMU) for connecting the memory controller (SMC) to the memory (MEM) in order to exchange data with the memory (MEM) in bursts. The streaming memory unit (SMU) is provided to implement network services of the network (N) onto the memory (MEM).

5. 发明公开

EP1820309A2 STREAMING MEMORY CONTROLLER 有权
标题翻译：流媒体存储器控制器
公开(公告)号：EP1820309A2
公开(公告)日：2007-08-22
申请号：EP05850071.1
申请日：2005-11-30
申请人： Koninklijke Philips Electronics N.V.
发明人： BURCHARD, Artur , HEKSTRA-NOWACKA, Ewa , HARMSZE, Francoise, J. , VAN DEN HAMER, Peter
IPC分类号： H04L12/56
CPC分类号： H04L49/9063 , G06F13/1673 , H04L49/90
摘要： A memory controller (SMC) is provided for coupling a memory (MEM) to a network (N). The memory controller (SMC) comprises a first interface (PI), a streaming memory unit (SMU) and a second interface (MI). The first interface (PI) is used for connecting the memory controller (SMC) to the network (N) for receiving and transmitting data streams (STl - ST4). The streaming memory unit (SMU) is coupled to the first interface (PI) for controlling data streams (STl - ST4) between the network (N) and the memory (MEM). The streaming memory unit (SMU) comprises a buffer (B) for temporarily storing at least part of the data streams (STl - ST4) and a buffer managing unit (BMU) for managing the temporarily storing of the data streams (STl - ST4) in the buffer (B). The second interlace (MI) is coupled to the streaming memory unit (SMU) for connecting the memory controller (SMC) to the memory (MEM) in order to exchange data with the memory (MEM) in bursts. The streaming memory unit (SMU) is provided to implement network services of the network (N) onto the memory (MEM).
摘要翻译：存储器控制器（SMC）被提供用于将存储器（MEM）耦合到网络（N）。存储器控制器（SMC）包括第一接口（PI），流式存储器单元（SMU）和第二接口（MI）。第一接口（PI）用于将存储器控制器（SMC）连接到网络（N）以接收和发送数据流（ST1-ST4）。流式存储器单元（SMU）耦合到第一接口（PI），用于控制网络（N）和存储器（MEM）之间的数据流（ST1-ST4）。流式存储器单元（SMU）包括用于临时存储数据流（ST1-ST4）的至少一部分的缓冲器（B）和用于管理数据流（ST1-ST4）的临时存储的缓冲器管理单元（BMU）在缓冲区（B）中。第二交织（MI）耦合到流式存储器单元（SMU），用于将存储器控制器（SMC）连接到存储器（MEM）以便以突发形式与存储器（MEM）交换数据。提供流存储器单元（SMU）以将网络（N）的网络服务实现到存储器（MEM）上。

6. 发明公开

EP1728166A2 INTEGRATED CIRCUIT AND METHOD FOR MEMORY ACCESS CONTROL 有权
标题翻译：集成电路和方法实现内存控制
公开(公告)号：EP1728166A2
公开(公告)日：2006-12-06
申请号：EP05708947.6
申请日：2005-03-04
申请人： Koninklijke Philips Electronics N.V.
发明人： BURCHARD, Artur, T. , HARMSZE, Francoise, J.
IPC分类号： G06F13/16
CPC分类号： G06F13/1694 , Y02D10/14
摘要： An integrated circuit comprising at least one processing module (PROC) for processing an application (APL) requiring specific communication parameter, at least one dynamic random access memory means (MM) for storing data, wherein the memory means (MM) is operable by a plurality of predefined operating modes, is provided. Additionally, at least one memory access selection means (SM) for selecting one of said plurality of predefined operating modes based on said communication parameters and at least one memory controller (MC) for controlling the access of said at least one dynamic random access memory means (MM) according to said predefined operating modes selected by said memory access selecting means (SM) is provided. Each of said memory controller (MC) are associated to one of the dynamic random access means (MM). An interconnect means (IM) couples the processing modules (PROC) and the memory controller (MC), such that the communication over the interconnect means (IM) is achieved.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式