专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5945862A Circuitry for the delay adjustment of a clock signal 失效
标题翻译：电路用于时钟信号的延迟调整
公开(公告)号：US5945862A
公开(公告)日：1999-08-31
申请号：US904203
申请日：1997-07-31
申请人： Kevin S. Donnelly , Jun Kim , Bruno W. Garlepp , Mark A. Horowitz , Thomas H. Lee , Pak Shing Chau , Jared L. Zerbe , Clemenz L. Portmann , Yiu-Fai Chan
发明人： Kevin S. Donnelly , Jun Kim , Bruno W. Garlepp , Mark A. Horowitz , Thomas H. Lee , Pak Shing Chau , Jared L. Zerbe , Clemenz L. Portmann , Yiu-Fai Chan
IPC分类号： H03K5/13 , H03H11/26
CPC分类号： H03K5/1565 , H03K5/13
摘要： Circuitry for adjusting the phase of an incoming periodic signal, typically a clock signal, throughout the entire period of the periodic signal. Phase adjustment circuitry has high resolution and employs only the number of delay elements in a delay chain necessary to span at least the period of the incoming signal or at least half the period in the case of dual chains receiving complementary clocks. Phase adjustment circuitry includes a delay chain of having a plurality of taps, a boundary detector for indicating when a tap is at a phase boundary of the incoming periodic signal, and selection circuitry for selecting one of the taps from the delay chain based on the boundary detector output and the selection circuitry input such that the selected tap is the desired phase adjustment of the incoming periodic signal and that the delay of the incoming signal is adjustable across its phase boundaries. Phase interpolation between the taps of the delay chain is employed to increase the resolution of the adjustment to the periodic signal. Duty cycle correction of the input clock and the selected output clock is employed to improve accuracy.
摘要翻译：用于在整个周期信号的整个周期内调整进入周期信号（通常为时钟信号）的相位的电路。相位调整电路具有高分辨率，并且仅在延迟链中仅使用延伸元件的数量来跨越至少输入信号的周期，或者在双链接收互补时钟的情况下至少半个周期。相位调整电路包括具有多个抽头的延迟链，边界检测器，用于指示抽头何时处于输入周期性信号的相位边界;以及选择电路，用于基于边界从延迟链中选择一个抽头检测器输出和选择电路输入，使得所选择的抽头是输入周期性信号的期望的相位调整，并且输入信号的延迟在其相位边界上是可调节的。使用延迟链的抽头之间的相位插值来增加对周期性信号的调整的分辨率。采用输入时钟和选择的输出时钟的占空比校正来提高精度。

2. 发明授权

US08199859B2 Integrating receiver with precharge circuitry 有权
标题翻译：将接收机与预充电电路集成
公开(公告)号：US08199859B2
公开(公告)日：2012-06-12
申请号：US12897661
申请日：2010-10-04
申请人： Jared L. Zerbe , Bruno W. Garlepp , Pak S. Chau , Kevin S. Donnelly , Mark A. Horowitz , Stefanos Sidiropoulos , Billy W. Garrett, Jr. , Carl W. Werner
发明人： Jared L. Zerbe , Bruno W. Garlepp , Pak S. Chau , Kevin S. Donnelly , Mark A. Horowitz , Stefanos Sidiropoulos , Billy W. Garrett, Jr. , Carl W. Werner
IPC分类号： H03D1/24 , H03K7/02
CPC分类号： H04L25/4917 , G06F13/1678 , G06F13/4068 , G11C7/10 , G11C7/1051 , G11C7/1057 , G11C7/106 , G11C7/1072 , G11C7/1078 , G11C7/1084 , G11C7/1087 , G11C7/22 , G11C8/10 , G11C11/56 , G11C27/02 , G11C2207/108 , H04L7/0331 , H04L7/0332 , H04L25/0272 , H04L25/0282 , H04L25/0296 , H04L25/0298 , H04L25/03006 , H04L25/03057 , H04L25/08 , H04L25/4902
摘要： An integrated circuit device includes a sense amplifier with an input to receive a present signal representing a present bit. The sense amplifier is to produce a decision regarding a logic level of the present bit. The integrated circuit device also includes a circuit to precharge the input of the sense amplifier by applying to the input of the sense amplifier a portion of a previous signal representing a previous bit. The integrated circuit device further includes a latch, coupled to the sense amplifier, to output the logic level.
摘要翻译：集成电路器件包括具有输入端的读出放大器，用于接收表示当前位的当前信号。读出放大器将产生关于当前位的逻辑电平的判定。该集成电路器件还包括一个电路，用于通过向读出放大器的输入端施加代表先前位的先前信号的一部分来对读出放大器的输入进行预充电。集成电路器件还包括耦合到读出放大器以输出逻辑电平的锁存器。

3. 发明授权

US08634452B2 Multiphase receiver with equalization circuitry 有权
标题翻译：具有均衡电路的多相接收器
公开(公告)号：US08634452B2
公开(公告)日：2014-01-21
申请号：US13491508
申请日：2012-06-07
申请人： Jared L. Zerbe , Bruno W. Garlepp , Pak S. Chau , Kevin S. Donnelly , Mark A. Horowitz , Stefanos Sidiropoulos , Billy W. Garrett, Jr. , Carl W. Werner
发明人： Jared L. Zerbe , Bruno W. Garlepp , Pak S. Chau , Kevin S. Donnelly , Mark A. Horowitz , Stefanos Sidiropoulos , Billy W. Garrett, Jr. , Carl W. Werner
IPC分类号： H04B17/00
CPC分类号： H04L25/4917 , G06F13/1678 , G06F13/4068 , G11C7/10 , G11C7/1051 , G11C7/1057 , G11C7/106 , G11C7/1072 , G11C7/1078 , G11C7/1084 , G11C7/1087 , G11C7/22 , G11C8/10 , G11C11/56 , G11C27/02 , G11C2207/108 , H04L7/0331 , H04L7/0332 , H04L25/0272 , H04L25/0282 , H04L25/0296 , H04L25/0298 , H04L25/03006 , H04L25/03057 , H04L25/08 , H04L25/4902
摘要： An integrated circuit device includes a first circuit to receive bits associated with a first data cycle of an electrical input signal, operable to produce a decision regarding logic state of the bits associated with the first data cycle, and a second circuit to receive bits associated with a second cycle of the electrical input signal, to produce a decision regarding logic state of the bits associated with the second data cycle. An equalizing circuit compensates for intersymbol interference affecting the second circuit dependent on an output of the first circuit and compensates for intersymbol interference affecting the first circuit dependent on an output of a circuit other than the first circuit operable to produce a decision regarding logic state of bits of the electrical input signal.
摘要翻译：集成电路装置包括：第一电路，用于接收与电输入信号的第一数据周期相关联的位，可操作以产生关于与第一数据周期相关联的位的逻辑状态的判定;以及第二电路，用于接收与第电输入信号的第二周期，以产生关于与第二数据周期相关联的位的逻辑状态的判定。均衡电路根据第一电路的输出补偿影响第二电路的符号间干扰，并根据第一电路以外的电路的输出补偿影响第一电路的符号间干扰，该电路可操作以产生关于位的逻辑状态的判定的电气输入信号。

4. 发明申请

US20100134153A1 Low Latency Multi-Level Communication Interface 有权
标题翻译：低延迟多级通信接口
公开(公告)号：US20100134153A1
公开(公告)日：2010-06-03
申请号：US12624365
申请日：2009-11-23
申请人： Jared L. Zerbe , Bruno W. Garlepp , Pak S. Chau , Kevin S. Donnelly , Mark A. Horowitz , Stefanos Sidiropoulos , Billy W. Garrett, JR. , Carl W. Werner
发明人： Jared L. Zerbe , Bruno W. Garlepp , Pak S. Chau , Kevin S. Donnelly , Mark A. Horowitz , Stefanos Sidiropoulos , Billy W. Garrett, JR. , Carl W. Werner
IPC分类号： H03B1/00
CPC分类号： H04L25/4917 , G06F13/1678 , G06F13/4068 , G11C7/10 , G11C7/1051 , G11C7/1057 , G11C7/106 , G11C7/1072 , G11C7/1078 , G11C7/1084 , G11C7/1087 , G11C7/22 , G11C8/10 , G11C11/56 , G11C27/02 , G11C2207/108 , H04L7/0331 , H04L7/0332 , H04L25/0272 , H04L25/0282 , H04L25/0296 , H04L25/0298 , H04L25/03006 , H04L25/03057 , H04L25/08 , H04L25/4902
摘要： A multiphase receiver to compensate for intersymbol interference in the sampling of an input signal includes a first integrating receiver to integrate and sample data of the input signal on a first phase of a clock and a second integrating receiver to integrate and sample data of the input signal on a second phase of the clock. The multiphase receiver also includes an equalization circuit to adjust integration by the first integrating receiver dependent on a result of integration of data previously received by an integrating receiver distinct from the first integrating receiver, and to adjust integration by the second integrating receiver dependent on a result of integration of data previously received by an integrating receiver distinct from the second integrating receiver.
摘要翻译：用于补偿输入信号采样中的符号间干扰的多相接收机包括：第一积分接收器，用于在时钟的第一相位上对输入信号的数据进行积分和采样;以及第二积分接收器，对输入信号的数据进行积分和采样在时钟的第二阶段。多相接收机还包括均衡电路，用于根据先前由不同于第一积分接收器的积分接收器接收的数据的积分结果来调整由第一积分接收器的积分，并根据结果调整由第二积分接收器的积分对由先前由不同于第二积分接收器的积分接收器接收的数据的积分。

5. 发明授权

US07124221B1 Low latency multi-level communication interface 有权
标题翻译：低延迟多级通信接口
公开(公告)号：US07124221B1
公开(公告)日：2006-10-17
申请号：US09478916
申请日：2000-01-06
申请人： Jared L. Zerbe , Bruno W. Garlepp , Pak S. Chau , Kevin S. Donnelly , Mark A. Horowitz , Stefanos Sidiropoulos , Billy W. Garrett, Jr. , Carl W. Werner
发明人： Jared L. Zerbe , Bruno W. Garlepp , Pak S. Chau , Kevin S. Donnelly , Mark A. Horowitz , Stefanos Sidiropoulos , Billy W. Garrett, Jr. , Carl W. Werner
IPC分类号： G06F13/42 , H03K7/02 , H04N7/24
CPC分类号： H04L25/4917 , G06F13/1678 , G06F13/4068 , G11C7/10 , G11C7/1051 , G11C7/1057 , G11C7/106 , G11C7/1072 , G11C7/1078 , G11C7/1084 , G11C7/1087 , G11C7/22 , G11C8/10 , G11C11/56 , G11C27/02 , G11C2207/108 , H04L7/0331 , H04L7/0332 , H04L25/0272 , H04L25/0282 , H04L25/0296 , H04L25/0298 , H04L25/03006 , H04L25/03057 , H04L25/08 , H04L25/4902
摘要： A memory system uses multiple pulse amplitude modulation (multi-PAM) output drivers and receivers to send and receive multi-PAM sigsnals. A multi-PAM signal has more than two voltage levels, with each data interval now transmitting a “symbol” at one of the valid voltage levels. In one embodiment, a symbol represents two or more bits. The multi-PAM output driver drives an output symbol onto a signal line. The output symbol represents at least two bits that include a most significant bit (MSB) and a least significant bit (LSB). The multi-PAM receiver receives the output symbol from the signal line and determines the MSB and the LSB.
摘要翻译：存储系统使用多脉冲幅度调制（多PAM）输出驱动器和接收器来发送和接收多PAM信号。多PAM信号具有两个以上的电压电平，每个数据间隔现在以有效电压电平之一发送“符号”。在一个实施例中，符号表示两个或更多位。多PAM输出驱动器将输出符号驱动到信号线上。输出符号表示包括最高有效位（MSB）和最低有效位（LSB）的至少两个位。多PAM接收器从信号线接收输出符号，并确定MSB和LSB。

6. 发明申请

US20130010855A1 Multiphase receiver with equalization circuitry 有权
标题翻译：具有均衡电路的多相接收器
公开(公告)号：US20130010855A1
公开(公告)日：2013-01-10
申请号：US13491508
申请日：2012-06-07
申请人： Jared L. Zerbe , Bruno W. Garlepp , Pak S. Chau , Kevin S. Donnelly , Mark A. Horowitz , Stefanos Sidiropoulos , Billy W. Garrett, JR. , Carl W. Werner
发明人： Jared L. Zerbe , Bruno W. Garlepp , Pak S. Chau , Kevin S. Donnelly , Mark A. Horowitz , Stefanos Sidiropoulos , Billy W. Garrett, JR. , Carl W. Werner
IPC分类号： H04L27/01
CPC分类号： H04L25/4917 , G06F13/1678 , G06F13/4068 , G11C7/10 , G11C7/1051 , G11C7/1057 , G11C7/106 , G11C7/1072 , G11C7/1078 , G11C7/1084 , G11C7/1087 , G11C7/22 , G11C8/10 , G11C11/56 , G11C27/02 , G11C2207/108 , H04L7/0331 , H04L7/0332 , H04L25/0272 , H04L25/0282 , H04L25/0296 , H04L25/0298 , H04L25/03006 , H04L25/03057 , H04L25/08 , H04L25/4902
摘要： An integrated circuit device includes a first circuit to receive bits associated with a first data cycle of an electrical input signal, operable to produce a decision regarding logic state of the bits associated with the first data cycle, and a second circuit to receive bits associated with a second cycle of the electrical input signal, to produce a decision regarding logic state of the bits associated with the second data cycle. An equalizing circuit compensates for intersymbol interference affecting the second circuit dependent on an output of the first circuit and compensates for intersymbol interference affecting the first circuit dependent on an output of a circuit other than the first circuit operable to produce a decision regarding logic state of bits of the electrical input signal.
摘要翻译：集成电路装置包括：第一电路，用于接收与电输入信号的第一数据周期相关联的位，可操作以产生关于与第一数据周期相关联的位的逻辑状态的判定;以及第二电路，用于接收与第电输入信号的第二周期，以产生关于与第二数据周期相关联的位的逻辑状态的判定。均衡电路根据第一电路的输出补偿影响第二电路的符号间干扰，并根据第一电路以外的电路的输出补偿影响第一电路的符号间干扰，该电路可操作以产生关于位的逻辑状态的判定的电气输入信号。

7. 发明授权

US07809088B2 Multiphase receiver with equalization 有权
标题翻译：具有均衡的多相接收器
公开(公告)号：US07809088B2
公开(公告)日：2010-10-05
申请号：US12624365
申请日：2009-11-23
申请人： Jared L. Zerbe , Bruno W. Garlepp , Pak S. Chau , Kevin S. Donnelly , Mark A. Horowitz , Stefanos Sidiropoulos , Billy W. Garrett, Jr. , Carl W. Werner
发明人： Jared L. Zerbe , Bruno W. Garlepp , Pak S. Chau , Kevin S. Donnelly , Mark A. Horowitz , Stefanos Sidiropoulos , Billy W. Garrett, Jr. , Carl W. Werner
IPC分类号： H03D1/24 , H03K7/02
CPC分类号： H04L25/4917 , G06F13/1678 , G06F13/4068 , G11C7/10 , G11C7/1051 , G11C7/1057 , G11C7/106 , G11C7/1072 , G11C7/1078 , G11C7/1084 , G11C7/1087 , G11C7/22 , G11C8/10 , G11C11/56 , G11C27/02 , G11C2207/108 , H04L7/0331 , H04L7/0332 , H04L25/0272 , H04L25/0282 , H04L25/0296 , H04L25/0298 , H04L25/03006 , H04L25/03057 , H04L25/08 , H04L25/4902
摘要： A multiphase receiver to compensate for intersymbol interference in the sampling of an input signal includes a first integrating receiver to integrate and sample data of the input signal on a first phase of a clock and a second integrating receiver to integrate and sample data of the input signal on a second phase of the clock. The multiphase receiver also includes an equalization circuit to adjust integration by the first integrating receiver dependent on a result of integration of data previously received by an integrating receiver distinct from the first integrating receiver, and to adjust integration by the second integrating receiver dependent on a result of integration of data previously received by an integrating receiver distinct from the second integrating receiver.
摘要翻译：用于补偿输入信号采样中的符号间干扰的多相接收机包括：第一积分接收器，用于在时钟的第一相位上对输入信号的数据进行积分和采样;以及第二积分接收器，对输入信号的数据进行积分和采样在时钟的第二阶段。多相接收机还包括均衡电路，用于根据先前由不同于第一积分接收器的积分接收器接收的数据的积分结果来调整由第一积分接收器的积分，并根据结果调整由第二积分接收器的积分对由先前由不同于第二积分接收器的积分接收器接收的数据的积分。

8. 发明授权

US07626442B2 Low latency multi-level communication interface 有权
标题翻译：低延迟多级通信接口
公开(公告)号：US07626442B2
公开(公告)日：2009-12-01
申请号：US11368012
申请日：2006-03-03
申请人： Jared L. Zerbe , Bruno W. Garlepp , Pak S. Chau , Kevin S. Donnelly , Mark A. Horowitz , Stefanos Sidiropoulos , Billy W. Garrett, Jr. , Carl W. Werner
发明人： Jared L. Zerbe , Bruno W. Garlepp , Pak S. Chau , Kevin S. Donnelly , Mark A. Horowitz , Stefanos Sidiropoulos , Billy W. Garrett, Jr. , Carl W. Werner
IPC分类号： G06G7/18 , H04L25/34
CPC分类号： H04L25/4917 , G06F13/1678 , G06F13/4068 , G11C7/10 , G11C7/1051 , G11C7/1057 , G11C7/106 , G11C7/1072 , G11C7/1078 , G11C7/1084 , G11C7/1087 , G11C7/22 , G11C8/10 , G11C11/56 , G11C27/02 , G11C2207/108 , H04L7/0331 , H04L7/0332 , H04L25/0272 , H04L25/0282 , H04L25/0296 , H04L25/0298 , H04L25/03006 , H04L25/03057 , H04L25/08 , H04L25/4902
摘要： A memory system uses multiple pulse amplitude modulation (multi-PAM) output drivers and receivers to send and receive multi-PAM signals. A multi-PAM signal has more than two voltage levels, with each data interval now transmitting a “symbol” at one of the valid voltage levels. In one embodiment, a symbol represents two or more bits. The multi-PAM output driver drives an output symbol onto a signal line. The output symbol represents at least two bits that include a most significant bit (MSB) and a least significant bit (LSB). The multi-PAM receiver receives the output symbol from the signal line and determines the MSB and the LSB.
摘要翻译：存储系统使用多个脉冲幅度调制（多PAM）输出驱动器和接收器来发送和接收多PAM信号。多PAM信号具有两个以上的电压电平，每个数据间隔现在以有效电压电平之一发送“符号”。在一个实施例中，符号表示两个或更多位。多PAM输出驱动器将输出符号驱动到信号线上。输出符号表示包括最高有效位（MSB）和最低有效位（LSB）的至少两个位。多PAM接收器从信号线接收输出符号并确定MSB和LSB。

9. 发明授权

US06369626B1 Low pass filter for a delay locked loop circuit 失效
标题翻译：用于延迟锁定环路的低通滤波器
公开(公告)号：US06369626B1
公开(公告)日：2002-04-09
申请号：US08966721
申请日：1997-11-10
申请人： Kevin S. Donnelly , Andy Chan , Thomas H. Lee , Wayne Richardson , Jared L. Zerbe , Chaofeng Huang , Clemenz L. Portmann , Grace Tsang
发明人： Kevin S. Donnelly , Andy Chan , Thomas H. Lee , Wayne Richardson , Jared L. Zerbe , Chaofeng Huang , Clemenz L. Portmann , Grace Tsang
IPC分类号： H03L300
CPC分类号： H03K5/1565 , H03L7/0896 , H03L7/093
摘要： A low pass filter having a first mode of operation and a second mode of operation. The low pass filter includes a charging circuit, a capacitor circuit, and low power circuitry coupled to the capacitor circuit and the charging circuit. The capacitor circuit stores a first differential voltage when the low pass filter is operating in the first mode of operation. The capacitor circuit stores a second differential voltage when the low pass filter is operating in the second mode of operation. The second differential voltage is substantially equal to the first differential voltage. The charging circuit may include a charging current source coupled to a current steering circuit. The low pass filter may further include a load circuit coupled to the current steering circuit and the low power circuitry. The low pass filter may be used in a delay locked loop circuit or a phase locked loop circuit.
摘要翻译：具有第一操作模式和第二操作模式的低通滤波器。低通滤波器包括充电电路，电容器电路和耦合到电容器电路和充电电路的低功率电路。当低通滤波器在第一操作模式下操作时，电容器电路存储第一差分电压。当低通滤波器在第二操作模式下工作时，电容器电路存储第二差分电压。第二差分电压基本上等于第一差分电压。充电电路可以包括耦合到电流转向电路的充电电流源。低通滤波器还可以包括耦合到电流转向电路和低功率电路的负载电路。低通滤波器可用于延迟锁定环电路或锁相环电路中。

10. 发明申请

US20110140741A1 INTEGRATING RECEIVER WITH PRECHARGE CIRCUITRY 有权
标题翻译：用前置电路集成接收器
公开(公告)号：US20110140741A1
公开(公告)日：2011-06-16
申请号：US12897661
申请日：2010-10-04
申请人： Jared L. Zerbe , Bruno W. Garlepp , Pak S. Chau , Kevin S. Donnelly , Mark A. Horowitz , Stefanos Sidiropoulos , Billy W. Garrett, JR. , Carl W. Werner
发明人： Jared L. Zerbe , Bruno W. Garlepp , Pak S. Chau , Kevin S. Donnelly , Mark A. Horowitz , Stefanos Sidiropoulos , Billy W. Garrett, JR. , Carl W. Werner
IPC分类号： G01R19/00
CPC分类号： H04L25/4917 , G06F13/1678 , G06F13/4068 , G11C7/10 , G11C7/1051 , G11C7/1057 , G11C7/106 , G11C7/1072 , G11C7/1078 , G11C7/1084 , G11C7/1087 , G11C7/22 , G11C8/10 , G11C11/56 , G11C27/02 , G11C2207/108 , H04L7/0331 , H04L7/0332 , H04L25/0272 , H04L25/0282 , H04L25/0296 , H04L25/0298 , H04L25/03006 , H04L25/03057 , H04L25/08 , H04L25/4902
摘要： A multiphase receiver to compensate for intersymbol interference in the sampling of an input signal includes a first integrating receiver to integrate and sample data of the input signal on a first phase of a clock and a second integrating receiver to integrate and sample data of the input signal on a second phase of the clock. The multiphase receiver also includes an equalization circuit to adjust integration by the first integrating receiver dependent on a result of integration of data previously received by an integrating receiver distinct from the first integrating receiver, and to adjust integration by the second integrating receiver dependent on a result of integration of data previously received by an integrating receiver distinct from the second integrating receiver.
摘要翻译：用于补偿输入信号采样中的符号间干扰的多相接收机包括：第一积分接收器，用于在时钟的第一相位上对输入信号的数据进行积分和采样;以及第二积分接收器，对输入信号的数据进行积分和采样在时钟的第二阶段。多相接收机还包括均衡电路，用于根据先前由不同于第一积分接收器的积分接收器接收到的数据的积分结果来调整由第一积分接收器的积分，并根据结果调整第二积分接收器的积分对由先前由不同于第二积分接收器的积分接收器接收的数据的积分。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式