会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Methods and apparatus for open-loop enhanced control of power supply transients
    • 开环增强电源瞬态控制的方法和装置
    • US06791302B2
    • 2004-09-14
    • US10104833
    • 2002-03-21
    • Benjamim TangKeith BassettTim NgKenneth A. OstromNicholas SteffenCliff Duong
    • Benjamim TangKeith BassettTim NgKenneth A. OstromNicholas SteffenCliff Duong
    • G05F1618
    • G05F3/08
    • A system is provided for supplying current to a dynamic load subject to transient current requirements. A sense unit coupled to the dynamic load is configured to sense the rate of change of supply current required by the dynamic load during a transient event. A current source coupled to the sense unit is configured to supply a current pulse to the dynamic load in response to the sense unit determining that the rate of change of supply current (di/dt) exceeds a predetermined threshold. The current pulse preferably has a shape characterized by a first region and a second region subsequent to the second region, wherein the first region includes a first boost current which exceeds the transient current requirement, and wherein the second region includes a second boost current which is less than the transient current requirement. More generally, a wideband transient suppression system is provided for controlling a wide spectrum of transients. The wideband system includes a primary regulator configured to compensate for low frequency transients, and a secondary regulator configured to provide short-term compensation current to the dynamic load until the relatively slow primary regulator can accommodate the transient event. The secondary regulator includes two major functional blocks: a close-loop voltage-sensing compensation circuit configured to compensate for transients falling within a mid-range frequency range, and an open-loop di/dt-sensing compensation circuit configured to compensate for transients falling within a high-frequency range.
    • 提供一种系统,用于根据瞬态电流要求向动态负载提供电流。 耦合到动态负载的感测单元被配置为感测在瞬态事件期间动态负载所需的电源电流的变化率。 耦合到感测单元的电流源被配置为响应于感测单元确定电源电流(di / dt)的变化率超过预定阈值而将电流脉冲提供给动态负载。 电流脉冲优选地具有第一区域和第二区域之后的第二区域的特征,其中第一区域包括超过瞬态电流要求的第一升压电流,并且其中第二区域包括第二升压电流, 小于瞬态电流要求。 更一般地,提供宽带瞬态抑制系统来控制广泛的瞬变。 宽带系统包括被配置为补偿低频瞬变的主调节器,以及被配置为向动态负载提供短期补偿电流的次级调节器,直到相对较慢的初级调节器可以适应瞬态事件。 次级调节器包括两个主要功能块:闭环电压感测补偿电路,被配置为补偿落在中档频率范围内的瞬变,以及开环di / dt感测补偿电路,其被配置为补偿瞬时下降 在高频范围内。
    • 4. 发明申请
    • Multiphase power regulator with load adaptive phase control
    • 具有负载自适应相位控制功能的多相电源调节器
    • US20070013350A1
    • 2007-01-18
    • US11480715
    • 2006-07-03
    • Benjamim TangRobert CarrollNicholas SteffenRichard Pierson
    • Benjamim TangRobert CarrollNicholas SteffenRichard Pierson
    • G05F1/00
    • H02M3/1584H02M2001/0009H02M2001/0012
    • Disclosed is a power regulator for providing precisely regulated power to a microelectronic device such as a microprocessor. Improved power regulation is accomplished by optimizing the power efficiency of the power regulator. In particular, in a multiphase system, the number of active phases is increased or decreased to achieve optimum power efficiency. The multiphase voltage regulator adapts the operating mode to maximize efficiency as the load current demand of the load device changes by adjusting the number of active phases to maximize efficiency. The total value of current provided by the regulator and the total number of active phases is determined, the total number of active phases is compared with the number of active phases required to provide the total value of current at maximum efficiency; and the number of active phases is adjusted to provide the total value of current at maximum efficiency. A current sense circuit senses the current at each phase, a summing circuit coupled to the output of the current sense circuit provides the total current value of all the measured phases, a circuit coupled to the output of the summing circuit provides the time averaged total current value to a threshold detecting circuit that determines the number of phases at which the voltage regulator should be operating for maximum efficiency, and a circuit for comparing the number of phases that are operating to the number of phases at which the voltage regulator should be operating adjusts the number of active phases to the number of phases at which the voltage regulator should be operating for maximum efficiency.
    • 公开了一种功率调节器,用于向诸如微处理器的微电子器件提供精确调节的功率。 通过优化功率调节器的功率效率来实现改进的功率调节。 特别地,在多相系统中,活性相的数量增加或减少以达到最佳功率效率。 当负载设备的负载电流需求通过调节活动相数量来最大化效率而改变时,多相电压调节器可以适应操作模式以最大化效率。 确定调节器提供的电流总值和有效相的总数,将有效相的总数与最大效率提供电流总值所需的有效相数进行比较; 并且调整活动相的数量以提供最大效率的电流总值。 电流感测电路感测每相的电流,耦合到电流检测电路的输出的求和电路提供所有测量相位的总电流值,耦合到求和电路的输出的电路提供时间平均总电流 值到阈值检测电路,其确定电压调节器应该在最大效率下操作的相位数,以及用于将正在操作的相位数与用于调节电压的相位数进行比较的电路进行调整 电压调节器应运行的相数达到最大效率的有效相数。
    • 5. 发明申请
    • PLL/DLL dual loop data synchronization
    • PLL / DLL双循环数据同步
    • US20080212730A1
    • 2008-09-04
    • US12077002
    • 2008-03-14
    • Benjamim TangScott SouthwellNicholas Steffen
    • Benjamim TangScott SouthwellNicholas Steffen
    • H03D3/24
    • H04J3/047H04J3/062H04J3/0685H04L7/033
    • A dual loop (PLL/DLL) data synchronization system and method for plesiochronous systems is provided. A dual loop data serializer includes a phase lock loop (PLL) and a delayed lock loop (DLL) configured with a phase shifter in the feedback path of the PLL. The dual loop serializer locks to the input of the DLL instead of the local reference. Thus, the DLL adjusts the frequency from the PLL so that it matches the desired data rate. Each loop may be optimized for jitter tolerance with the net effect generating a synthesized clean clock (due to narrow bandwidth filtering) and VCO noise suppression (due to wide bandwidth filtering). A dual loop retimer includes a dual loop serializer (PLL/DLL) and a clock recovery DLL. The retimer resets the jitter budget to meet transmission requirements for an infinite number of repeater stages.
    • 提供了一种双循环(PLL / DLL)数据同步系统和方法,用于同步系统。 双环数据串行器包括在PLL的反馈路径中配置有移相器的锁相环(PLL)和延迟锁环(DLL)。 双循环串行器锁定到DLL的输入,而不是本地引用。 因此,DLL调整来自PLL的频率,使其与期望的数据速率相匹配。 每个环路可以针对抖动容限进行优化,其净效应产生合成的干净时钟(由于窄带宽滤波)和VCO噪声抑制(由于宽带宽滤波)。 双环重定时器包括双回路串行器(PLL / DLL)和时钟恢复DLL。 重新定时器重置抖动预算以满足无限数量的中继器级的传输要求。