专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06522583B2 Nonvolatile semiconductor memory 有权
公开(公告)号：US06522583B2
公开(公告)日：2003-02-18
申请号：US09860613
申请日：2001-05-21
申请人： Kazushige Kanda , Hiroshi Nakamura , Koji Hosono , Tamio Ikehashi , Kenichi Imamiya
发明人： Kazushige Kanda , Hiroshi Nakamura , Koji Hosono , Tamio Ikehashi , Kenichi Imamiya
IPC分类号： G11C1604
CPC分类号： G11C16/10 , G11C16/0483
摘要： A drain-side select gate line is set to VSG1 (>VDD) capable of sufficiently transferring VDD (time t1). Since all word lines in the selected block are set to Vread, VDD is applied to the channels of all memory cells in the cell units. After this, the drain-side select gate line is set to VSG2, and a program potential Vpgm is applied to the selected word line (times t2 to t3). Since VSG2 is sufficiently low, all drain-side select gate transistors are kept off, and the channel potentials of memory cells in all cell units are boosted. After this, since the drain-side select gate line is set to VSG3, the channel of the selected memory cell is set to 0V (time t4).

2. 发明授权

US06278639B1 Booster circuit having booster cell sections connected in parallel, voltage generating circuit and semiconductor memory which use such booster circuit 失效
标题翻译：具有并联连接的升压电池部分的升压电路，电压产生电路和使用这种升压电路的半导体存储器
公开(公告)号：US06278639B1
公开(公告)日：2001-08-21
申请号：US09392127
申请日：1999-09-08
申请人： Koji Hosono , Hiroshi Nakamura , Tamio Ikehashi , Kazushige Kanda , Ken Takeuchi , Kenichi Imamiya
发明人： Koji Hosono , Hiroshi Nakamura , Tamio Ikehashi , Kazushige Kanda , Ken Takeuchi , Kenichi Imamiya
IPC分类号： G11C700
CPC分类号： G11C5/145
摘要： The booster circuit of the present invention includes a first booster cell section in which one or more booster cells are connected in series, and a second booster cell section having an end which is connected to the first booster cell section, in which a plurality of booster cell groups each containing one or more booster cells connected in series, are connected to each other in parallel.
摘要翻译：本发明的升压电路包括其中一个或多个升压电池串联连接的第一升压电池部分和具有连接到第一升压电池部分的端部的第二升压电池部分，其中多个增压器每个包含串联连接的一个或多个升压电池的电池组彼此并联连接。

3. 发明授权

US07317652B2 Semiconductor device, nonvolatile semiconductor memory, system including a plurality of semiconductor devices or nonvolatile semiconductor memories, electric card including semiconductor device or nonvolatile semiconductor memory, and electric device with which this electric card can be used 有权
标题翻译：半导体器件，非易失性半导体存储器，包括多个半导体器件或非易失性半导体存储器的系统，包括半导体器件或非易失性半导体存储器的电卡，以及可以使用该电卡的电子器件
公开(公告)号：US07317652B2
公开(公告)日：2008-01-08
申请号：US11203393
申请日：2005-08-12
申请人： Kazushige Kanda , Kenichi Imamiya , Hiroshi Nakamura , Ken Takeuchi , Tamio Ikehashi
发明人： Kazushige Kanda , Kenichi Imamiya , Hiroshi Nakamura , Ken Takeuchi , Tamio Ikehashi
IPC分类号： G11C5/14
CPC分类号： G11C5/143 , G11C17/18
摘要： A semiconductor device of this invention includes a first circuit for initializing a predetermined circuit in accordance with the level of a power source voltage, a second circuit for controlling the output from the first circuit by activation or deactivation, and an activation control circuit for activating or deactivating the second circuit in accordance with external input.
摘要翻译：本发明的半导体器件包括用于根据电源电压的电平初始化预定电路的第一电路，用于通过激活或去激活来控制来自第一电路的输出的第二电路，以及用于激活或去激活的激活控制电路，根据外部输入禁用第二电路。

4. 发明申请

US20060039225A1 Semiconductor device, nonvolatile semiconductor memory, system including a plurality of semiconductor devices or nonvolatile semiconductor memories, electric card including semiconductor device or nonvolatile semiconductor memory, and electric device with which this electric card can be used 有权
公开(公告)号：US20060039225A1
公开(公告)日：2006-02-23
申请号：US11203393
申请日：2005-08-12
申请人： Kazushige Kanda , Kenichi Imamiya , Hiroshi Nakamura , Ken Takeuchi , Tamio Ikehashi
发明人： Kazushige Kanda , Kenichi Imamiya , Hiroshi Nakamura , Ken Takeuchi , Tamio Ikehashi
IPC分类号： G11C5/14
CPC分类号： G11C5/143 , G11C17/18
摘要： A semiconductor device of this invention includes a first circuit for initializing a predetermined circuit in accordance with the level of a power source voltage, a second circuit for controlling the output from the first circuit by activation or deactivation, and an activation control circuit for activating or deactivating the second circuit in accordance with external input.

5. 发明授权

US07633826B2 Semiconductor device, nonvolatile semiconductor memory, system including a plurality of semiconductor devices or nonvolatile semiconductor memories, electric card including semiconductor device or nonvolatile semiconductor memory, and electric device with which this electric card can be used 有权
标题翻译：半导体器件，非易失性半导体存储器，包括多个半导体器件或非易失性半导体存储器的系统，包括半导体器件或非易失性半导体存储器的电卡，以及可以使用该电卡的电子器件
公开(公告)号：US07633826B2
公开(公告)日：2009-12-15
申请号：US11938756
申请日：2007-11-12
申请人： Kazushige Kanda , Kenichi Imamiya , Hiroshi Nakamura , Ken Takeuchi , Tamio Ikehashi
发明人： Kazushige Kanda , Kenichi Imamiya , Hiroshi Nakamura , Ken Takeuchi , Tamio Ikehashi
IPC分类号： G11C7/00
CPC分类号： G11C5/143 , G11C17/18
摘要： A semiconductor device of this invention includes a first circuit for initializing a predetermined circuit in accordance with the level of a power source voltage, a second circuit for controlling the output from the first circuit by activation or deactivation, and an activation control circuit for activating or deactivating the second circuit in accordance with external input.
摘要翻译：本发明的半导体器件包括用于根据电源电压的电平初始化预定电路的第一电路，用于通过激活或去激活来控制来自第一电路的输出的第二电路，以及用于激活或去激活的激活控制电路，根据外部输入禁用第二电路。

6. 发明授权

US07057947B2 SEMICONDUCTOR DEVICE, NONVOLATILE SEMICONDUCTOR MEMORY, SYSTEM INCLUDING A PLURALITY OF SEMICONDUCTOR DEVICES OR NONVOLATILE SEMICONDUCTOR MEMORIES, ELECTRIC CARD INCLUDING SEMICONDUCTOR DEVICE OR NONVOLATILE SEMICONDUCTOR MEMORY, AND ELECTRIC DEVICE WITH WHICH THIS ELECTRIC CARD CAN BE USED 有权
标题翻译：半导体器件，非易失性半导体存储器，包括多个半导体器件或非易失性半导体存储器的系统，包括半导体器件或非易失性半导体存储器的电子卡，以及可以使用该电卡的电子器件
公开(公告)号：US07057947B2
公开(公告)日：2006-06-06
申请号：US10322785
申请日：2002-12-18
申请人： Kazushige Kanda , Kenichi Imamiya , Hiroshi Nakamura , Ken Takeuchi , Tamio Ikehashi
发明人： Kazushige Kanda , Kenichi Imamiya , Hiroshi Nakamura , Ken Takeuchi , Tamio Ikehashi
IPC分类号： G11C7/00
CPC分类号： G11C5/143 , G11C17/18
摘要： A semiconductor device of this invention includes a first circuit for initializing a predetermined circuit in accordance with the level of a power source voltage, a second circuit for controlling the output from the first circuit by activation or deactivation, and an activation control circuit for activating or deactivating the second circuit in accordance with external input.
摘要翻译：本发明的半导体器件包括用于根据电源电压的电平初始化预定电路的第一电路，用于通过激活或去激活来控制来自第一电路的输出的第二电路，以及用于激活或去激活的激活控制电路，根据外部输入禁用第二电路。

7. 发明授权

US06674318B2 Semiconductor integrated circuit 有权
标题翻译：半导体集成电路
公开(公告)号：US06674318B2
公开(公告)日：2004-01-06
申请号：US10231082
申请日：2002-08-30
申请人： Kazushige Kanda , Tamio Ikehashi , Ken Takeuchi , Kenichi Imamiya
发明人： Kazushige Kanda , Tamio Ikehashi , Ken Takeuchi , Kenichi Imamiya
IPC分类号： G05F110
CPC分类号： G11C7/062
摘要： A semiconductor integrated circuit includes a limiter circuit for outputting a voltage determining flag in order to set a boosted voltage level of a booster circuit to be a predetermined value, and a monitoring circuit for monitoring a monitoring node of the limiter circuit to output a monitoring signal for the stabilization of a boosted voltage to a first external terminal. The monitoring circuit detects a first level change of the voltage determining flag from “H” to “L” after the starting of the operation of the limiter circuit, by means of a comparator, to which an external power supply voltage and external reference voltage supplied from second and third external terminals are given, and thereafter, outputs a monitoring signal for holding a constant logical level during the operation of the limiter circuit. In order to provide a voltage trimming function, a voltage intended to be set in an external terminal may be given from the outside to deactivate a feedback system of the limiter circuit to operate a resistance value of the limiter circuit to detect and store a limiter flag. Thus, there is provided a semiconductor integrated circuit capable of simply monitoring the output voltage state of an internal power supply circuit by the external terminal and easily trimming an internal voltage.
摘要翻译：半导体集成电路包括限幅电路，用于输出电压确定标志，以便将升压电路的升压电压设定为预定值;以及监视电路，用于监视限幅器电路的监视节点以输出监视信号用于稳定第一外部端子的升压电压。监控电路通过比较器检测在限制器电路的操作开始之后电压确定标志从“H”到“L”的第一电平变化，供给外部电源电压和外部参考电压给出第二和第三外部端子，然后在限幅器电路的操作期间输出用于保持恒定逻辑电平的监视信号。为了提供电压调整功能，可以从外部给出旨在设置在外部端子中的电压以去激活限幅器电路的反馈系统，以操作限幅器电路的电阻值以检测和存储限幅器标志。因此，提供了能够简单地通过外部端子监视内部电源电路的输出电压状态并容易地修整内部电压的半导体集成电路。

8. 发明授权

US06469573B2 Semiconductor integrated circuit 有权
标题翻译：半导体集成电路
公开(公告)号：US06469573B2
公开(公告)日：2002-10-22
申请号：US09731880
申请日：2000-12-08
申请人： Kazushige Kanda , Tamio Ikehashi , Ken Takeuchi , Kenichi Imamiya
发明人： Kazushige Kanda , Tamio Ikehashi , Ken Takeuchi , Kenichi Imamiya
IPC分类号： G05F110
CPC分类号： G11C7/062
摘要： A semiconductor integrated circuit includes a limiter circuit for outputting a voltage determining flag in order to set a boosted voltage level of a booster circuit to be a predetermined value, and a monitoring circuit for monitoring a monitoring node of the limiter circuit to output a monitoring signal for the stabilization of a boosted voltage to a first external terminal. The monitoring circuit detects a first level change of the voltage determining flag from “H” to “L” after the starting of the operation of the limiter circuit, by means of a comparator, to which an external power supply voltage and external reference voltage supplied from second and third external terminals are given, and thereafter, outputs a monitoring signal for holding a constant logical level during the operation of the limiter circuit. In order to provide a voltage trimming function, a voltage intended to be set in an external terminal may be given from the outside to deactivate a feedback system of the limiter circuit to operate a resistance value of the limiter circuit to detect and store a limiter flag. Thus, there is provided a semiconductor integrated circuit capable of simply monitoring the output voltage state of an internal power supply circuit by the external terminal and easily trimming an internal voltage.
摘要翻译：半导体集成电路包括限幅电路，用于输出电压确定标志，以便将升压电路的升压电压设定为预定值;以及监视电路，用于监视限幅器电路的监视节点以输出监视信号用于稳定第一外部端子的升压电压。监控电路通过比较器检测在限制器电路的操作开始之后电压确定标志从“H”到“L”的第一电平变化，供给外部电源电压和外部参考电压给出第二和第三外部端子，然后在限幅器电路的操作期间输出用于保持恒定逻辑电平的监视信号。为了提供电压调整功能，可以从外部给出旨在设置在外部端子中的电压以去激活限幅器电路的反馈系统，以操作限幅器电路的电阻值以检测和存储限幅器标志。因此，提供了能够简单地通过外部端子监视内部电源电路的输出电压状态并容易地修整内部电压的半导体集成电路。

9. 发明授权

US06870786B2 SEMICONDUCTOR DEVICE, NONVOLATILE SEMICONDUCTOR MEMORY, SYSTEM INCLUDING A PLURALITY OF SEMICONDUCTOR DEVICES OR NONVOLATILE SEMICONDUCTOR MEMORIES, ELECTRIC CARD INCLUDING SEMICONDUCTOR DEVICE OR NONVOLATILE SEMICONDUCTOR MEMORY, AND ELECTRIC DEVICE WITH WHICH THIS ELECTRIC CARD CAN BE USED 有权
标题翻译：半导体器件，非易失性半导体存储器，包括多个半导体器件或非易失性半导体存储器的系统，包括半导体器件或非易失性半导体存储器的电子卡，以及可以使用该电卡的电子器件
公开(公告)号：US06870786B2
公开(公告)日：2005-03-22
申请号：US10322349
申请日：2002-12-18
申请人： Kazushige Kanda , Koichi Kawai , Hiroshi Nakamura , Kenichi Imamiya
发明人： Kazushige Kanda , Koichi Kawai , Hiroshi Nakamura , Kenichi Imamiya
IPC分类号： G11C16/06 , G11C7/10 , G11C7/20 , G11C16/00 , G11C16/20 , G11C16/30 , G11C29/04 , H03K17/22 , G11C7/00
CPC分类号： G11C7/1063 , G11C7/1051 , G11C7/20 , G11C16/20 , G11C16/30
摘要： A semiconductor device of this invention includes an initialization circuit for initializing a predetermined circuit in accordance with the level of a power source voltage, and a status setting unit for setting the status of the semiconductor device to “busy” during a period in which the initialization circuit performs initialization.
摘要翻译：本发明的半导体器件包括：初始化电路，用于根据电源电压的电平初始化预定电路;以及状态设置单元，用于在初始化期间将半导体器件的状态设置为“忙” 电路执行初始化。

10. 发明授权

US07123526B2 Semiconductor device, nonvolatile semiconductor memory, system including a plurality of semiconductor devices or nonvolatile semiconductor memories, electric card including semiconductor device or nonvolatile semiconductor memory, and electric device with which this electric card can be used 有权
标题翻译：半导体器件，非易失性半导体存储器，包括多个半导体器件或非易失性半导体存储器的系统，包括半导体器件或非易失性半导体存储器的电卡，以及可以使用该电卡的电子器件
公开(公告)号：US07123526B2
公开(公告)日：2006-10-17
申请号：US11337999
申请日：2006-01-24
申请人： Kazushige Kanda , Koichi Kawai , Hiroshi Nakamura , Kenichi Imamiya
发明人： Kazushige Kanda , Koichi Kawai , Hiroshi Nakamura , Kenichi Imamiya
IPC分类号： G11C7/00
CPC分类号： G11C7/1063 , G11C7/1051 , G11C7/20 , G11C16/20 , G11C16/30
摘要： A semiconductor device of this invention includes an initialization circuit for initializing a predetermined circuit in accordance with the level of a power source voltage, and a status setting unit for setting the status of the semiconductor device to “busy” during a period in which the initialization circuit performs initialization.
摘要翻译：本发明的半导体器件包括：初始化电路，用于根据电源电压的电平初始化预定电路;以及状态设置单元，用于在初始化期间将半导体器件的状态设置为“忙” 电路执行初始化。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式