会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
    • 半导体器件及其制造方法
    • US20110006339A1
    • 2011-01-13
    • US12828422
    • 2010-07-01
    • Kaoru UCHIDAKazuyuki SAWADAYuji HARADA
    • Kaoru UCHIDAKazuyuki SAWADAYuji HARADA
    • H01L29/739H01L21/331
    • H01L29/7393H01L29/063H01L29/66325
    • A lateral hybrid IGBT is provided including: a RESURF region which is an n-type dopant layer formed in a surface portion of a substrate 1 made of p-type Si; a base region which is a p-type dopant layer; an emitter/source region which is an n-type dopant layer with a high concentration; a collector region which is a p-type dopant layer with a low concentration and formed in the RESURF region; a drain region which is an n-type dopant layer with a high concentration and formed adjacent to the collector region but on another cross-section; a base connection region which is a p-type dopant layer with a high concentration; a gate insulator film; and a gate electrode, wherein the collector region is shallower than the drain region located on the other cross-section.
    • 提供一种横向混合IGBT,包括:RESURF区,其是在由p型Si制成的衬底1的表面部分中形成的n型掺杂剂层; 作为p型掺杂剂层的基极区域; 作为高浓度的n型掺杂剂层的发射极/源极区域; 作为在RESURF区域中形成的低浓度的p型掺杂剂层的集电极区域; 漏极区域,其是具有高浓度的n型掺杂剂层,并且形成在集电极区域附近但在另一截面上; 作为高浓度的p型掺杂剂层的基极连接区域; 栅极绝缘膜; 以及栅电极,其中所述集电极区域比位于另一截面上的漏极区域浅。
    • 2. 发明申请
    • SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
    • 半导体器件及其制造方法
    • US20100264493A1
    • 2010-10-21
    • US12731267
    • 2010-03-25
    • Yasufumi IZUTSUKazuyuki SAWADAYuji HARADA
    • Yasufumi IZUTSUKazuyuki SAWADAYuji HARADA
    • H01L29/06H01L21/336H01L29/78
    • H01L21/823418H01L21/823412H01L21/823493H01L27/027H01L29/66659H01L29/78H01L29/7835
    • To provide a semiconductor device which includes a P-type Si substrate, an ESD protection element, and a protected element. The ESD protection element includes a source N-type diffusion region, and a high-concentration P-type diffusion region formed from under the source N-type diffusion region to at least under part of a gate electrode, covering the source N-type diffusion region within the P-type Si substrate, and having a higher P-type impurity concentration than the P-type Si substrate. The protected element includes a drain N-type diffusion region, and a low-concentration P-type diffusion region that is in contact with the drain N-type diffusion region within the P-type Si substrate. The drain electrode of the ESD protection element and the drain electrode of the protected element are connected, and the high-concentration P-type diffusion region 103 has a higher P-type impurity concentration than the low-concentration P-type diffusion region.
    • 提供一种包括P型Si衬底,ESD保护元件和受保护元件的半导体器件。 ESD保护元件包括源极N型扩散区域和从源极N型扩散区域至栅极电极的至少一部分形成的高浓度P型扩散区域,覆盖源极N型扩散区域 P型Si衬底内的P型杂质浓度高于P型Si衬底。 受保护元件包括漏极N型扩散区域和与P型Si衬底内的漏极N型扩散区域接触的低浓度P型扩散区域。 ESD保护元件的漏电极和受保护元件的漏电极连接,高浓度P型扩散区域103的P型杂质浓度比低浓度P型扩散区域高。