会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Fuse structure and method for manufacturing same
    • 保险丝结构及其制造方法
    • US08115274B2
    • 2012-02-14
    • US11855004
    • 2007-09-13
    • Josef BoeckHerbert KnappWolfgang LieblHerbert Schaefer
    • Josef BoeckHerbert KnappWolfgang LieblHerbert Schaefer
    • H01L29/00
    • H01L23/5258H01L2924/0002H01L2924/00
    • A fuse structure includes a substrate, a fuse conductive trace disposed closer to a first chip surface than to a second chip surface facing away from the first chip surface, a metallization layer on the substrate disposed on a side of the fuse conductive trace facing away from the first chip surface, and a planar barrier multilayer assembly disposed between the fuse conductive trace and the metallization layer and including multiple barrier layers of different materials, wherein the fuse conductive trace, the metallization layer and the barrier multilayer assembly are arranged such that when cutting the fuse conductive trace and the barrier multilayer assembly, a first area of the metallization layer is electrically isolated from a second area of the metallization layer.
    • 保险丝结构包括衬底,布置成更接近第一芯片表面的熔丝导电迹线,而不是靠近第二芯片表面的第二芯片表面;衬底上的金属化层,设置在熔丝导电迹线的背离 所述第一芯片表面以及布置在所述熔丝导电迹线和所述金属化层之间并且包括多个不同材料的阻挡层的平面势垒层叠组件,其中所述熔丝导电迹线,所述金属化层和所述阻挡层多层组件被布置成使得当切割 所述熔丝导电迹线和所述阻挡层多层组件,所述金属化层的第一区域与所述金属化层的第二区域电隔离。
    • 2. 发明申请
    • Fuse Structure and Method for Manufacturing Same
    • 保险丝结构及其制造方法相同
    • US20080067627A1
    • 2008-03-20
    • US11855004
    • 2007-09-13
    • Josef BoeckHerbert KnappWolfgang LieblHerbert Schaefer
    • Josef BoeckHerbert KnappWolfgang LieblHerbert Schaefer
    • H01L29/00H01L21/02
    • H01L23/5258H01L2924/0002H01L2924/00
    • A fuse structure includes a substrate, a fuse conductive trace disposed closer to a first chip surface than to a second chip surface facing away from the first chip surface, a metallization layer on the substrate disposed on a side of the fuse conductive trace facing away from the first chip surface, and a planar barrier multilayer assembly disposed between the fuse conductive trace and the metallization layer and including multiple barrier layers of different materials, wherein the fuse conductive trace, the metallization layer and the barrier multilayer assembly are arranged such that when cutting the fuse conductive trace and the barrier multilayer assembly, a first area of the metallization layer is electrically isolated from a second area of the metallization layer.
    • 保险丝结构包括衬底,布置成更接近第一芯片表面的熔丝导电迹线,而不是靠近第二芯片表面的第二芯片表面;衬底上的金属化层,设置在熔丝导电迹线的背离 所述第一芯片表面以及布置在所述熔丝导电迹线和所述金属化层之间并且包括多个不同材料的阻挡层的平面势垒层叠组件,其中所述熔丝导电迹线,所述金属化层和所述阻挡层多层组件被布置成使得当切割 所述熔丝导电迹线和所述阻挡层多层组件,所述金属化层的第一区域与所述金属化层的第二区域电隔离。
    • 7. 发明授权
    • Receiver test circuits, systems and methods
    • 接收机测试电路,系统和方法
    • US08237603B2
    • 2012-08-07
    • US12696220
    • 2010-01-29
    • Herbert KnappErich Kolmhofer
    • Herbert KnappErich Kolmhofer
    • G01S7/40
    • G01S7/4021G01S13/931G01S2007/406
    • Embodiments relate to apparatuses, systems and methods for testing high-frequency receivers. In an embodiment, a method includes integrating a pulse train generator and a receiver in an integrated circuit; generating a pulse train by the pulse train generator and applying the pulse train to an input of the receiver; measuring at least one property of the pulse train; and determining at least one characteristic of the receiver using the at least one property of the pulse train. In an embodiment, an integrated circuit includes a receiver, and a pulse train generator configured to generate a pulse train and apply the pulse train to an input of the receiver, wherein at least one characteristic of the receiver can be determined using at least one measured property of the pulse train.
    • 实施例涉及用于测试高频接收机的设备,系统和方法。 在一个实施例中,一种方法包括在集成电路中集成脉冲串发生器和接收器; 通过脉冲串发生器产生脉冲序列并将脉冲串施加到接收机的输入端; 测量脉冲串的至少一个属性; 以及使用所述脉冲串的所述至少一个属性来确定所述接收机的至少一个特性。 在一个实施例中,集成电路包括接收器和脉冲串发生器,其被配置为产生脉冲串并将脉冲串施加到接收器的输入端,其中接收器的至少一个特性可以使用至少一个测量的 脉冲列车的属性。
    • 8. 发明申请
    • Frequency converter circuit
    • 变频器电路
    • US20060028250A1
    • 2006-02-09
    • US11149450
    • 2005-06-08
    • Herbert KnappMartin Wurzer
    • Herbert KnappMartin Wurzer
    • H03B19/00
    • H03K21/08H03K21/17
    • A frequency converter circuit having at least one frequency converter element and a load stage. The frequency converter element has at least one signal input and at least one signal output, the frequency converter element being set up such that a signal provided at the signal output has a different signal frequency than a signal fed in at the signal input. The load stage has at least one nonreactive resistor coupled between the frequency converter element and a power feeding terminal and at least one inductance coupled in series with said resistor, and at least one capacitance whose first terminal is coupled between the nonreactive resistor and the inductance and whose second terminal is coupled to a power supply terminal.
    • 一种具有至少一个变频器元件和负载级的变频器电路。 变频器元件具有至少一个信号输入和至少一个信号输出,所述变频器元件被设置为使得在信号输出处提供的信号具有与在信号输入端馈入的信号不同的信号频率。 负载级具有耦合在变频器元件和馈电端子之间的至少一个非反应电阻器和与所述电阻器串联耦合的至少一个电感器,以及至少一个电容器,其第一端子耦合在非反应电阻器和电感器之间, 其第二端子耦合到电源端子。