专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07113555B2 Data channel with joint data estimation and timing recovery 失效
标题翻译：具有联合数据估计和定时恢复的数据通道
公开(公告)号：US07113555B2
公开(公告)日：2006-09-26
申请号：US10272372
申请日：2002-10-15
申请人： Jorge Campello de Souza , Brian H. Marcus , Richard M. H. New , Bruce A. Wilson
发明人： Jorge Campello de Souza , Brian H. Marcus , Richard M. H. New , Bruce A. Wilson
IPC分类号： H03D1/00 , H03D1/04
CPC分类号： G11B20/18
摘要： A data channel includes a data detector that approximates both inter-symbol-interference (ISI) and random timing perturbations using a single finite-state hidden Markov model. The ISI is approximated by a finite impulse response and the timing perturbations are approximated by a first order random walk. The data signal, which is subject to inter-symbol interference and timing perturbations, is sampled periodically over a succession of time epochs without regard to timing perturbations. Timing perturbation values and data states are then assigned for each epoch, and each timing perturbation value is paired with each data state to arrive at a set of composite states. Probabilities are then assigned between composite states in successive epochs to arrive at the most probable composite state sequence corresponding to the sequence of detected data values from the sampled data. A Viterbi algorithm is then applied to find the maximum likelihood sequence of composite states. The resulting composite state sequence then defines both the data sequence and timing trajectory which, jointly, are most likely given the observations.
摘要翻译：数据通道包括使用单个有限状态隐马尔科夫模型近似符号间干扰（ISI）和随机定时扰动两者的数据检测器。 ISI由有限脉冲响应近似，并且定时扰动由第一阶随机游走近似。经历了符号间干扰和定时扰动的数据信号在一系列时间周期内被周期性地采样，而不考虑定时扰动。然后为每个时期分配定时扰动值和数据状态，并且每个定时扰动值与每个数据状态配对以得到一组复合状态。然后在连续历元中的复合状态之间分配概率，以便从采样数据中得到对应于检测到的数据值序列的最可能的复合状态序列。然后应用维特比算法来找到复合状态的最大似然序列。所得到的复合状态序列随后定义了数据序列和定时轨迹，它们最有可能给出观测结果。

2. 发明授权

US06708308B2 Soft output viterbi algorithm (SOVA) with error filters 失效
标题翻译：带有错误滤波器的软输出维特比算法（SOVA）
公开(公告)号：US06708308B2
公开(公告)日：2004-03-16
申请号：US09757984
申请日：2001-01-10
申请人： Jorge Campello De Souza , Brian H. Marcus , Richard M. H. New , Bruce A. Wilson
发明人： Jorge Campello De Souza , Brian H. Marcus , Richard M. H. New , Bruce A. Wilson
IPC分类号： H03M1303
CPC分类号： H03M13/4146 , H03M13/4138 , H03M13/6502
摘要： This invention is a Viterbi algorithm combined with the use of error filters outputs to produce bit reliabilities. The present invention is a SOVA-like method using error filters to reduce the complexity of bit reliability determination further than that of the ordinary SOVA method. Error patterns corresponding to each of a handful of dominant i.e., most common error patterns are determined from experimental data. Error filters determine likelihoods of each postulated error pattern. These likelihoods are then combined to produce bit reliabilities that may be passed on to an outer error correction decoder. The filters, typically six or seven of them, resolve most of the errors thereby simplifying computation dramatically.
摘要翻译：本发明是一种维特比算法，结合使用误差滤波器输出产生位可靠性。本发明是一种使用误差滤波器的SOVA类方法，其比通常的SOVA方法更低的比特可靠性确定的复杂度。从实验数据确定对应于少数占主导地位，即最常见的误差模式中的每一个的错误模式。错误过滤器确定每个假设错误模式的可能性。然后将这些可能性组合以产生可以传递到外部纠错解码器的位可靠性。滤波器（通常为6或7个）解决了大部分错误，从而大大简化了计算。

3. 发明授权

US08213229B2 Error control in a flash memory device 有权
标题翻译：闪存设备中的错误控制
公开(公告)号：US08213229B2
公开(公告)日：2012-07-03
申请号：US12196758
申请日：2008-08-22
申请人： Bruce A. Wilson , Jorge Campello de Souza , Mario Blaum , Ivana Djurdjevic , Jihoon Park
发明人： Bruce A. Wilson , Jorge Campello de Souza , Mario Blaum , Ivana Djurdjevic , Jihoon Park
IPC分类号： G11C16/04
CPC分类号： G11C16/349 , G06F11/1068 , G06F12/0246 , G06F2212/7202
摘要： Flash memory devices and associated methods are described for controlling data errors in the devices through various forms of decoding, error correction, and wear concentration. To this end, a flash memory device may be partitioned into a plurality of sectors. Data may then be received from, for example, a host processor for storage within the flash memory device. Storage durations of the data are then estimated and the data is stored in the data sectors based on those estimated storage durations.
摘要翻译：描述了闪存设备和相关方法，用于通过各种形式的解码，错误校正和磨损集中来控制设备中的数据错误。为此，闪存器件可以被划分成多个扇区。然后可以从例如主机处理器接收数据以存储在闪存设备内。然后估计数据的存储持续时间，并且基于估计的存储持续时间将数据存储在数据扇区中。

4. 发明申请

US20100050053A1 ERROR CONTROL IN A FLASH MEMORY DEVICE 有权
标题翻译：闪存存储器中的错误控制
公开(公告)号：US20100050053A1
公开(公告)日：2010-02-25
申请号：US12196758
申请日：2008-08-22
申请人： Bruce A. Wilson , Jorge Campello de Souza , Mario Blaum , Ivana Djurdjevic , Jihoon Park
发明人： Bruce A. Wilson , Jorge Campello de Souza , Mario Blaum , Ivana Djurdjevic , Jihoon Park
IPC分类号： G06F11/10 , G06F12/02
CPC分类号： G11C16/349 , G06F11/1068 , G06F12/0246 , G06F2212/7202
摘要： Flash memory devices and associated methods are described for controlling data errors in the devices through various forms of decoding, error correction, and wear concentration. To this end, a flash memory device may be partitioned into a plurality of sectors. Data may then be received from, for example, a host processor for storage within the flash memory device. Storage durations of the data are then estimated and the data is stored in the data sectors based on those estimated storage durations.
摘要翻译：描述了闪存设备和相关方法，用于通过各种形式的解码，错误校正和磨损集中来控制设备中的数据错误。为此，闪存器件可以被划分成多个扇区。然后可以从例如主机处理器接收数据以存储在闪存设备内。然后估计数据的存储持续时间，并且基于估计的存储持续时间将数据存储在数据扇区中。

5. 发明授权

US07245444B2 Method and apparatus for providing a read channel having imbedded channel signal analysis 有权
标题翻译：用于提供具有嵌入信道信号分析的读通道的方法和装置
公开(公告)号：US07245444B2
公开(公告)日：2007-07-17
申请号：US11095001
申请日：2005-03-31
申请人： Richard L. Galbraith , Travis R. Oenning , Eric J. Tree , Bruce A. Wilson
发明人： Richard L. Galbraith , Travis R. Oenning , Eric J. Tree , Bruce A. Wilson
IPC分类号： G11B5/09 , G11B5/035
CPC分类号： G11B20/10009 , G11B20/10055 , G11B20/10481 , G11B20/182
摘要： A method and apparatus for providing a read channel having imbedded channel signal analysis is disclosed.The method and apparatus disclosed determines the types of noise present in a read signal and separates different noises out of the read signal. A signal is read from a storage medium and a written signal is removed from the read signal to produce a noise residue signal. The noise residue signal is converted to a power residue signal. The power residue signal is correlated with a Pseudo Random Bit Sequences (PRBS) sequence used to generate the written signal to produce a deconvolved signal. The deconvolved signal is accumulated.
摘要翻译：公开了一种提供具有嵌入式信道信号分析的读通道的方法和装置。所公开的方法和装置确定存在于读取信号中的噪声的类型，并从读取信号中分离不同的噪声。从存储介质读取信号，并且从读取信号中去除写入的信号以产生噪声残留信号。噪声残留信号被转换成功率残留信号。功率残差信号与用于产生写入信号的伪随机比特序列（PRBS）序列相关，以产生解卷积信号。解卷积信号被累积。

6. 发明授权

US06993431B2 Assembly moves using float-remaining figures 有权
标题翻译：使用浮动剩余数字组装移动
公开(公告)号：US06993431B2
公开(公告)日：2006-01-31
申请号：US10860521
申请日：2004-06-01
申请人： Paul C. Hollingshead , Bruce A. Wilson
发明人： Paul C. Hollingshead , Bruce A. Wilson
IPC分类号： G06K9/36
CPC分类号： G01B21/04 , B64F5/00 , G05B19/40931 , G05B2219/31068 , G05B2219/37617 , G06T7/0006 , G06T2207/30164 , Y02P90/04 , Y02P90/265
摘要： One aspect is a method which determines a float remaining figure (for example, a float remaining circle) for a manufactured pattern of features. In some embodiments, the size and relative location of two or more float remaining figures, each for a different part (each part typically designed in accordance with a different pattern of features), are compared and optionally also transformed to provide a quantifiable measure of whether the two parts fit (or can be modified to fit) and if so how well the parts fit. Other aspects are systems programmed to perform any embodiment of the method, and computer readable media which store code for implementing any embodiment of the method.
摘要翻译：一个方面是确定所制造的特征图案的浮动剩余图形（例如，浮动剩余圆圈）的方法。在一些实施例中，比较两个或更多个浮动剩余图形的大小和相对位置，每个浮动剩余图形用于不同部分（每个部分通常根据不同特征图案设计），并且任选地也被转换以提供可量化的量度两个部件适合（或可以修改为适合），如果是这样，这些部件适合。其他方面是被编程为执行方法的任何实施例的系统，以及存储用于实现该方法的任何实施例的代码的计算机可读介质。

7. 发明申请

US20130254619A1 Systems and Methods for Mis-Correction Correction in a Data Processing System 有权
标题翻译：数据处理系统中误差校正的系统和方法
公开(公告)号：US20130254619A1
公开(公告)日：2013-09-26
申请号：US13426722
申请日：2012-03-22
申请人： Fan Zhang , Bruce A. Wilson , Yang Han , Chung-Li Wang , Shaohua Yang
发明人： Fan Zhang , Bruce A. Wilson , Yang Han , Chung-Li Wang , Shaohua Yang
IPC分类号： H03M13/00 , G06F11/10
CPC分类号： H04L25/497 , G06F11/1076 , G11B20/1496 , H03M13/1111 , H03M13/29 , H03M13/2957 , H03M13/3715 , H03M13/616 , H03M13/6331 , H03M13/6343 , H04L25/4917
摘要： The present inventions are related to systems and methods for data processing, and more particularly to systems and methods for mis-correction detection and correction in a data processing system.
摘要翻译：本发明涉及用于数据处理的系统和方法，更具体地涉及用于数据处理系统中的错误校正检测和校正的系统和方法。

8. 发明申请

US20100235718A1 Decoding Techniques for Correcting Errors Using Soft Information 有权
标题翻译：使用软信息纠正错误的解码技术
公开(公告)号：US20100235718A1
公开(公告)日：2010-09-16
申请号：US12787120
申请日：2010-05-25
申请人： Shaohua Yang , Richard Leo Galbraith , Ksenija Lakovic , Yuan Xing Lee , Travis Oenning , Jongseung Park , Hideki Sawaguchi , Bruce A. Wilson
发明人： Shaohua Yang , Richard Leo Galbraith , Ksenija Lakovic , Yuan Xing Lee , Travis Oenning , Jongseung Park , Hideki Sawaguchi , Bruce A. Wilson
IPC分类号： H03M13/45 , G06F11/10
CPC分类号： H03M13/45 , G11B20/1833 , G11B2020/1863 , G11B2220/2516 , H03M13/098 , H03M13/1102 , H03M13/1515 , H03M13/152 , H03M13/256 , H03M13/2906 , H03M13/2909 , H03M13/2945 , H03M13/2957 , H03M13/3784 , H03M13/4146 , H03M13/6343
摘要： Two levels of error correction decoding are performed using first and second level decoders. A composite code formed by combining an inner component code and an outer component code can be used to decode the data and correct any errors. Performing two level decoding using a composite code allows the size of the inner parity block to be reduced to a single Reed-Solomon symbol while keeping a good code rate. The first level decoder generates soft information. The soft information can indicate a most likely error event for each possible syndrome value of the inner component code. The soft information can also include error metric values for each of the most likely error events. The second level decoder generates corrected syndrome values based on the soft information using the outer component code. The most likely trellis path that corresponds to the corrected syndrome values is then selected.
摘要翻译：使用第一和第二级解码器执行两级纠错解码。可以使用通过组合内部组件代码和外部组件代码形成的组合代码来解码数据并纠正任何错误。使用复合代码执行两级解码允许内部奇偶校验块的大小减少到单个Reed-Solomon符号，同时保持良好的代码率。第一级解码器产生软信息。软信息可以指示内部组件代码的每个可能的综合征值的最可能的错误事件。软信息还可以包括每个最可能的错误事件的误差度量值。第二级解码器使用外部分量代码基于软信息生成校正的校正子值。然后选择对应于校正的综合征值的最可能的网格路径。

9. 发明申请

US20100063770A1 FINDING MINIMUM REMAINING FLOAT FOR A PATTERN OF NON-UNIFORM SIZED FEATURES 有权
标题翻译：寻找非均匀尺寸特征的图案的最小剩余量
公开(公告)号：US20100063770A1
公开(公告)日：2010-03-11
申请号：US12206381
申请日：2008-09-08
申请人： Bruce A. Wilson , Paul C. Hollingshead
发明人： Bruce A. Wilson , Paul C. Hollingshead
IPC分类号： G01B21/16
CPC分类号： G05B19/40931 , G05B2219/37441 , G05B2219/37617 , Y02P90/265
摘要： A method for analyzing tolerances for features for an object. A framework may be created from the plurality of features for the object. The framework may be fitted to a plurality of manufactured features for the object based on the plurality of features to form a fit framework. A remaining clearance may be identified between each of a plurality of manufactured sizes associated with the plurality of features and each of plurality of virtual conditions for the plurality of features to form a plurality of remaining clearances. A plurality of remaining clearance geometric shapes may be formed from the plurality of remaining clearances. The plurality of remaining clearance features may be positioned around a single true position. A common region may be identified from between the plurality of remaining clearances. A minimum remaining float may be identified from the common region. A resulting pattern transformation may be determined.
摘要翻译：一种用于分析对象特征的公差的方法。可以从对象的多个特征创建框架。基于多个特征，框架可以被安装到用于对象的多个制造特征以形成配合框架。可以在与多个特征相关联的多个制造尺寸中的每一个与用于多个特征的多个虚拟条件中的每一个之间识别剩余间隙，以形成多个剩余间隙。可以从多个剩余间隙形成多个剩余的间隙几何形状。多个剩余的间隙特征可以围绕单个真实位置定位。可以从多个剩余间隙之间识别公共区域。可以从公共区域识别最小剩余浮动。可以确定所得到的图案变换。

10. 发明授权

US07606948B2 System and method for generating warranty and pricing information for data storage apparatus 有权
标题翻译：为数据存储设备生成保修和定价信息的系统和方法
公开(公告)号：US07606948B2
公开(公告)日：2009-10-20
申请号：US11004527
申请日：2004-12-02
申请人： Jorge Campello , Bruce A. Wilson , Richard New
发明人： Jorge Campello , Bruce A. Wilson , Richard New
IPC分类号： G06F3/00
CPC分类号： G06Q30/06 , G06Q10/087 , G06Q20/203
摘要： Embodiments of the present invention provide a system and a method for generating warranty and pricing information for one or more data storage apparatuses. In one embodiment, a system for processing status parameters of one or more data storage apparatuses comprises at least one host system configured to retrieve one or more status parameters of one or more data storage apparatus; a vendor system; and a network coupled with the at least one host system and the vendor system. The at least one host system is configured to send the one or more status parameters via the network to the vendor system. The vendor system is configured to use the one or more status parameters to generate any one or more of warranty information, pricing information, and design improvement information for the data storage apparatus.
摘要翻译：本发明的实施例提供一种用于为一个或多个数据存储设备产生保修和定价信息的系统和方法。在一个实施例中，用于处理一个或多个数据存储装置的状态参数的系统包括被配置为检索一个或多个数据存储装置的一个或多个状态参数的至少一个主机系统; 供应商系统; 以及与所述至少一个主机系统和供应商系统耦合的网络。至少一个主机系统被配置为经由网络将一个或多个状态参数发送到供应商系统。供应商系统被配置为使用一个或多个状态参数来生成用于数据存储设备的任何一个或多个保修信息，定价信息和设计改进信息。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式