专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06977478B2 Method, system and program product for controlling a single phase motor 失效
标题翻译：用于控制单相电机的方法，系统和程序产品
公开(公告)号：US06977478B2
公开(公告)日：2005-12-20
申请号：US10835138
申请日：2004-04-29
申请人： Jeffrey R. Biamonte , Timothy M. Trifilo
发明人： Jeffrey R. Biamonte , Timothy M. Trifilo
IPC分类号： H02P1/18 , H02P1/34 , H02P1/42 , H02P23/00 , H02P25/04
CPC分类号： H02P25/04 , H02P23/00
摘要： A controller is provided for transitioning a drive signal to a single phase motor between a square wave and pulse width modulation modes, wherein the drive signal is in square wave mode at low motor frequencies and in pulse width modulation mode during normal operation. The transitioning includes using a real time motor model to effectuate transition of the drive signal between the modes, and a sampling rate for sampling the real time motor model during the transitioning. The sampling rate is automatically modified during the transitioning, wherein acceleration of the motor includes transitioning the drive signal from square wave mode to pulse width modulation mode, including periodically increasing the sampling rate during the transitioning. Conversely, when transitioning from pulse width modulation mode to square wave mode, the controller automatically deaccelerates the sampling rate during the transitioning.
摘要翻译：提供控制器，用于在方波和脉宽调制模式之间转换驱动信号到单相电动机，其中驱动信号在正常操作期间在低电机频率和脉冲宽度调制模式下是方波模式。转换包括使用实时电机模型来实现模式之间的驱动信号的转换，以及在转换期间对实时电动机模型进行采样的采样率。在转换期间自动修改采样率，其中马达的加速包括将驱动信号从方波模式转换到脉宽调制模式，包括在转换期间周期性地增加采样率。相反，当从脉宽调制模式转换到方波模式时，控制器在转换期间自动减速采样率。

2. 发明授权

US07493433B2 System, method and storage medium for providing an inter-integrated circuit (I2C) slave with read/write access to random access memory 失效
标题翻译：用于提供具有对随机存取存储器的读/写访问的集成电路（I2C）从机的系统，方法和存储介质
公开(公告)号：US07493433B2
公开(公告)日：2009-02-17
申请号：US10977758
申请日：2004-10-29
申请人： Eileen M. Behrendt , Jeffrey R. Biamonte , Raymond J. Harrington , Timothy M. Trifilo
发明人： Eileen M. Behrendt , Jeffrey R. Biamonte , Raymond J. Harrington , Timothy M. Trifilo
IPC分类号： G06F13/00 , G06F13/42 , G06F13/14
CPC分类号： G06F13/4291
摘要： A method for data access via an inter-integrated circuit (I2C) protocol. The method includes receiving an I2C read command at an I2C slave device, where the I2C read command is from an I2C master device. The method also includes reading stored data from a storage device in response to receiving an I2C read command. The stored data is at a first location in the storage device corresponding to a value in a register array pointer in the I2C slave device. The stored data is transmitted to the I2C master device in response to the reading. The method also includes receiving an I2C write command at the I2C slave device, where the I2C write command is from the I2C master device and the write command includes master data and a slave device register address. The master data is written to the storage device in response to receiving the I2C write command, with the master data being written at a second location in the storage device corresponding to the slave device register address.
摘要翻译：一种通过集成电路（I2C）协议进行数据访问的方法。该方法包括在I2C从器件上接收I2C读命令，其中I2C读命令来自I2C主器件。该方法还包括响应于接收到I2C读取命令从存储设备读取存储的数据。所存储的数据位于存储设备中与I2C从设备中的寄存器阵列指针中的值相对应的第一位置。存储的数据响应于读取而被发送到I2C主设备。该方法还包括在I2C从器件处接收I2C写命令，其中I2C写命令来自I2C主器件，写命令包含主器件数据和从器件寄存器地址。响应于接收到I2C写入命令，主数据被写入存储设备，主数据被写入存储设备中对应于从设备寄存器地址的第二位置。

3. 发明授权

US06815921B1 High performance motor control with feedforward bus supply voltage 有权
标题翻译：具有前馈总线供电电压的高性能电机控制
公开(公告)号：US06815921B1
公开(公告)日：2004-11-09
申请号：US10465453
申请日：2003-06-17
申请人： Timothy M. Trifilo , Jeffrey R. Biamonte
发明人： Timothy M. Trifilo , Jeffrey R. Biamonte
IPC分类号： G05B1128
CPC分类号： H02M7/53875 , H02M2001/0022
摘要： A system for controlling a motor comprising: a voltage source including a voltage sensor for detecting a voltage of the voltage source; a motor in operable communication with an inverter, the motor responsive to a command signal from the inverter, the inverter is in operable communication with the voltage source and a controller. The inverter includes a plurality of switching devices configured to receive a command from a controller and generate a voltage command to the motor. The system also includes a controller in operable communication with the inverter and the voltage sensor; the controller configured provide a command to the inverter responsive to the voltage of the voltage source.

4. 发明申请

US20090125659A1 Inter-Integrated Circuit (12C) Slave with Read/Write Access to Random Access Memory 审中-公开
标题翻译：具有读/写访问随机存取存储器的内部集成电路（12C）从机
公开(公告)号：US20090125659A1
公开(公告)日：2009-05-14
申请号：US12354979
申请日：2009-01-16
申请人： Eileen M. Behrendt , Jeffrey R. Biamonte , Raymond J. Harrington , Timothy M. Trifilo
发明人： Eileen M. Behrendt , Jeffrey R. Biamonte , Raymond J. Harrington , Timothy M. Trifilo
IPC分类号： G06F13/40
CPC分类号： G06F13/4291
摘要： A program and device for data access via an inter-integrated circuit (I2C) protocol are provided, which includes receiving an I2C read command at an I2C slave device from an I2C master device, and the I2C read command at the I2C slave device is altered such that the I2C read command causes stored data to be read from a storage device, being external to the I2C slave device, in place of reading from internal memory of I2C slave device. An I2C write command having master data and a slave device register address is intended to write to the internal memory of the I2C slave device, and I2C write command at the I2C slave device is altered such that the I2C write command causes the master data to write to the storage device, being external to the I2C slave device, in place of writing to internal memory of the I2C slave device.
摘要翻译：提供了通过集成电路（I2C）协议进行数据访问的程序和设备，其中包括从I2C主器件在I2C从器件处接收I2C读命令，I2C从器件上的I2C读命令被更改使得I2C读取命令使存储的数据从I2C从器件外部的存储器件读取，而不是从I2C从器件的内部存储器读取。具有主数据和从器件寄存器地址的I2C写命令旨在写入I2C从器件的内部存储器，I2C从器件上的I2C写命令被更改，使得I2C写命令使主数据写入到I2C从器件外部的存储设备，代替写入I2C从器件的内部存储器。

5. 发明授权

US06876229B1 Method and system for providing bidirectional asynchronous communication 失效
标题翻译：提供双向异步通信的方法和系统
公开(公告)号：US06876229B1
公开(公告)日：2005-04-05
申请号：US10668488
申请日：2003-09-23
申请人： Daniel J. Barus , Jeffrey R. Biamonte , Raymond J. Harrington , Timothy M. Trifilo
发明人： Daniel J. Barus , Jeffrey R. Biamonte , Raymond J. Harrington , Timothy M. Trifilo
IPC分类号： H04L5/14 , H03K19/0175
CPC分类号： H04L5/1423
摘要： A communication system for establishing bidirectional, asynchronous communication between a first device and a second device. The system includes first asynchronous encoder logic and second asynchronous encoder logic for controlling the state of the communication system such that bi-directional communication is enabled without a direction control line.
摘要翻译：一种用于在第一设备和第二设备之间建立双向异步通信的通信系统。该系统包括用于控制通信系统的状态的第一异步编码器逻辑和第二异步编码器逻辑，使得在没有方向控制线的情况下启用双向通信。

6. 发明授权

US07353308B2 Avoiding oscillation in self-synchronous bi-directional communication system 失效
标题翻译：避免自同步双向通信系统中的振荡
公开(公告)号：US07353308B2
公开(公告)日：2008-04-01
申请号：US11254577
申请日：2005-10-20
申请人： Daniel J. Barus , Eileen M. Behrendt , Jeffrey R. Biamonte , Raymond J. Harrington , Timothy M. Trifilo
发明人： Daniel J. Barus , Eileen M. Behrendt , Jeffrey R. Biamonte , Raymond J. Harrington , Timothy M. Trifilo
IPC分类号： G06F13/00
CPC分类号： G06F13/4077 , H04L5/16
摘要： In a bi-directional, self-synchronous bus for communication between semiconductor devices, a logic delay is provided as a flag to a state machine control for indicating that the bus is making a transition from a low to a high state. The logic delay causes the bus to adaptively idle until the bus settles, making it amenable for a wide variety of bus sizes and topologies. In this way, oscillation of the bus is avoided without slowing the speed of the state machine clock.
摘要翻译：在用于半导体器件之间的通信的双向自同步总线中，提供逻辑延迟作为状态机控制的标志，用于指示总线正在从低状态转变为高状态。逻辑延迟导致总线自适应空闲，直到总线稳定，使其适用于各种总线大小和拓扑。以这种方式，避免了总线的振荡，而不会降低状态机时钟的速度。

7. 发明授权

US07088137B2 System, method and program product for extending range of a bidirectional data communication bus 失效
标题翻译：用于扩展双向数据通信总线范围的系统，方法和程序产品
公开(公告)号：US07088137B2
公开(公告)日：2006-08-08
申请号：US10838391
申请日：2004-05-04
申请人： Eileen M. Behrendt , Jeffrey R. Biamonte , Raymond J. Harrington , Timothy M. Trifilo
发明人： Eileen M. Behrendt , Jeffrey R. Biamonte , Raymond J. Harrington , Timothy M. Trifilo
IPC分类号： H03K19/173 , G06F13/00
CPC分类号： H03K19/01759 , H04L5/14 , H04L5/16 , H04L25/22
摘要： A communication system, method and program product are provided for establishing an extended bidirectional communication bus between a first device and a second device. The communication system includes decomposition logic for decomposing a single line, bidirectional data communication bus into a unidirectional transmit data communication bus and a unidirectional receive data communication bus. A differential communication subsystem is connected to the two unidirectional buses for extending the length thereof, and recomposition circuitry is connected to the differential communication subsystem for recombining the extended unidirectional transmit data communication bus and the extended unidirectional receive data communication bus to reestablish the single line, bidirectional data communication bus. The decomposition logic, differential communication subsystem and recomposition circuitry are implemented transparent to the first device and the second device and without use of a data direction control line.
摘要翻译：提供一种用于在第一设备和第二设备之间建立扩展双向通信总线的通信系统，方法和程序产品。通信系统包括分解逻辑，用于将单线分解，双向数据通信总线分解为单向发送数据通信总线和单向接收数据通信总线。差分通信子系统连接到两个单向总线，用于延长其长度，并且重新组合电路连接到差分通信子系统，用于重新组合扩展单向发送数据通信总线和扩展单向接收数据通信总线以重新建立单线，双向数据通信总线。分解逻辑，差分通信子系统和重组电路对第一设备和第二设备是透明的，而不使用数据方向控制线。

8. 发明授权

US07057414B2 Avoiding oscillation in self-synchronous bi-directional communication system 失效
标题翻译：避免自同步双向通信系统中的振荡
公开(公告)号：US07057414B2
公开(公告)日：2006-06-06
申请号：US10752956
申请日：2004-01-07
申请人： Daniel J. Barus , Eileen M. Behrendt , Jeffrey R. Biamonte , Raymond J. Harrington , Timothy M. Trifilo
发明人： Daniel J. Barus , Eileen M. Behrendt , Jeffrey R. Biamonte , Raymond J. Harrington , Timothy M. Trifilo
IPC分类号： H03K19/173
CPC分类号： G06F13/4077 , H04L5/16
摘要： In a bi-directional, self-synchronous bus for communication between semiconductor devices, a logic delay is provided as a flag to a state machine control for indicating that the bus is making a transition from a low to a high state. The logic delay causes the bus to adaptively idle until the bus settles, making it amenable for a wide variety of bus sizes and topologies. In this way, oscillation of the bus is avoided without slowing the speed of the state machine clock.
摘要翻译：在用于半导体器件之间的通信的双向自同步总线中，提供逻辑延迟作为状态机控制的标志，用于指示总线正在从低状态转变为高状态。逻辑延迟导致总线自适应空闲，直到总线稳定，使其适用于各种总线大小和拓扑。以这种方式，避免了总线的振荡，而不会降低状态机时钟的速度。

9. 发明申请

US20090196295A1 ONE OR MORE MULTIPORT SYSTEMS TO FACILITATE SERVICING OF ASYNCRHONOUS COMMUNICATIONS EVENTS 失效
标题翻译：一个或多个多媒体系统来促进非正式通信活动的服务
公开(公告)号：US20090196295A1
公开(公告)日：2009-08-06
申请号：US12419719
申请日：2009-04-07
申请人： Eileen M. Behrendt , Jeffrey R. Biamonte , Raymond J. Harrington
发明人： Eileen M. Behrendt , Jeffrey R. Biamonte , Raymond J. Harrington
IPC分类号： H04L12/56
CPC分类号： G06F13/4022 , G06F13/364 , H04L12/407 , H04L49/1553 , H04L2012/40273
摘要： One or more multiport systems are used to facilitate servicing of asynchronous communications events. A multiport system, such as an open collector multiport system, receives from one of a plurality of source components an asynchronous communications event directed to a target component coupled to the plurality of source components. The multiport system is controlled to provide, at any given time, a communications path between a plurality of ports of the multiport system to service the asynchronous communications event. One or more multiport systems are used to forward the event from the source to the target.
摘要翻译：使用一个或多个多端口系统来促进异步通信事件的服务。多端口系统，例如开放收集器多端口系统，从多个源组件中的一个源接收指向耦合到多个源组件的目标组件的异步通信事件。多端口系统被控制以在任何给定的时间提供多端口系统的多个端口之间的通信路径来服务异步通信事件。一个或多个多端口系统用于将事件从源转发到目标。

10. 发明授权

US07522524B2 Employing one or more multiport systems to facilitate servicing of asynchronous communications events 失效
标题翻译：使用一个或多个多端口系统来促进对异步通信事件的维护
公开(公告)号：US07522524B2
公开(公告)日：2009-04-21
申请号：US10834799
申请日：2004-04-29
申请人： Eileen M. Behrendt , Jeffrey R. Biamonte , Raymond J. Harrington
发明人： Eileen M. Behrendt , Jeffrey R. Biamonte , Raymond J. Harrington
IPC分类号： H04L12/50
CPC分类号： G06F13/4022 , G06F13/364 , H04L12/407 , H04L49/1553 , H04L2012/40273
摘要： One or more multiport systems are used to facilitate servicing of asynchronous communications events. A multiport system, such as an open collector multiport system, receives from one of a plurality of source components an asynchronous communications event directed to a target component coupled to the plurality of source components. The multiport system is controlled to provide, at any given time, a communications path between a plurality of ports of the multiport system to service the asynchronous communications event. One or more multiport systems are used to forward the event from the source to the target.
摘要翻译：使用一个或多个多端口系统来促进异步通信事件的服务。多端口系统，例如开放收集器多端口系统，从多个源组件中的一个源接收指向耦合到多个源组件的目标组件的异步通信事件。多端口系统被控制以在任何给定的时间提供多端口系统的多个端口之间的通信路径来服务异步通信事件。一个或多个多端口系统用于将事件从源转发到目标。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式