会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • Atomic operation involving processors with different memory transfer operation sizes
    • 具有不同内存传输操作大小的处理器的原子操作
    • US20070130438A1
    • 2007-06-07
    • US11291306
    • 2005-12-01
    • James MarrJohn BatesAttila VassTatsuya Iwamoto
    • James MarrJohn BatesAttila VassTatsuya Iwamoto
    • G06F13/28
    • G06F9/3879G06F9/526G06F2209/521
    • Atomic operations may be implemented on a processor system having a main memory and two or more processors including a power processor element (PPE) and a synergistic processor element (SPE) that operate on different sized register lines. A main memory address containing a primitive is divided into a parity byte and two or more portions, wherein the parity byte includes at least one bit. A value of the parity byte determines which of the two or more portions is a valid portion and which of them is an invalid portion. The primitive is of a memory size that is larger than a maximum size for atomic operation with the PPE and less than or equal to a maximum size for atomic operation with the SPE. Read with reservation and conditional write instructions are used by both the PPE and SPE to access or update a value of the atomic.
    • 原子操作可以在具有主存储器和两个或更多个处理器的处理器系统上实现,所述处理器包括在不同大小的寄存器线上操作的功率处理器元件(PPE)和协同处理器元件(SPE)。 包含原语的主存储器地址被划分为奇偶校验字节和两个或多个部分,其中奇偶校验字节包括至少一个位。 奇偶校验字节的值确定两个或多个部分中的哪一个是有效部分,哪些是无效部分。 原始内存大小大于使用PPE进行原子操作的最大大小,小于或等于使用SPE进行原子操作的最大大小。 读取预留和条件写入指令由PPE和SPE使用来访问或更新原子的值。
    • 2. 发明授权
    • Atomic operation involving processors with different memory transfer operation sizes
    • 具有不同内存传输操作大小的处理器的原子操作
    • US07398368B2
    • 2008-07-08
    • US11291306
    • 2005-12-01
    • James E. MarrJohn P. BatesAttila VassTatsuya Iwamoto
    • James E. MarrJohn P. BatesAttila VassTatsuya Iwamoto
    • G06F12/00
    • G06F9/3879G06F9/526G06F2209/521
    • Atomic operations may be implemented on a processor system having a main memory and two or more processors including a power processor element (PPE) and a synergistic processor element (SPE) that operate on different sized register lines. A main memory address containing a primitive is divided into a parity byte and two or more portions, wherein the parity byte includes at least one bit. A value of the parity byte determines which of the two or more portions is a valid portion and which of them is an invalid portion. The primitive is of a memory size that is larger than a maximum size for atomic operation with the PPE and less than or equal to a maximum size for atomic operation with the SPE. Read with reservation and conditional write instructions are used by both the PPE and SPE to access or update a value of the atomic.
    • 原子操作可以在具有主存储器和两个或更多个处理器的处理器系统上实现,所述处理器包括在不同大小的寄存器线上操作的功率处理器元件(PPE)和协同处理器元件(SPE)。 包含原语的主存储器地址被划分为奇偶校验字节和两个或多个部分,其中奇偶校验字节包括至少一个位。 奇偶校验字节的值确定两个或多个部分中的哪一个是有效部分,哪些是无效部分。 原始内存大小大于使用PPE进行原子操作的最大大小,小于或等于使用SPE进行原子操作的最大大小。 读取预留和条件写入指令由PPE和SPE使用来访问或更新原子的值。
    • 5. 发明授权
    • Operating processors over a network
    • 通过网络操作处理器
    • US08316220B2
    • 2012-11-20
    • US11238086
    • 2005-09-27
    • Tatsuya Iwamoto
    • Tatsuya Iwamoto
    • G06F15/16
    • G06F9/3865G06F9/4856
    • Processors, data structures and methods for operating two or more processors over a network are disclosed. A processor can load, store and save information relating to the operation of one or more of its secondary processors in a unit of migration that includes either contents of exclusively associated memories of two or more secondary processors related to the execution state of a suspended process or contents of exclusively associated memories of one or more secondary processors related to the execution state of a suspended process and shared initialized data for the process. Such a unit of migration may be embodied in a processor readable medium.
    • 公开了用于在网络上操作两个或多个处理器的处理器,数据结构和方法。 处理器可以以包括与暂停进程的执行状态相关的两个或更多个二级处理器的专有关联存储器的内容的迁移单元来加载,存储和保存与其一个或多个二级处理器的操作有关的信息,或者 与暂停进程的执行状态相关的一个或多个次要处理器的专用关联存储器的内容和用于该处理的共享初始化数据。 这样的迁移单元可以体现在处理器可读介质中。
    • 9. 发明申请
    • Dynamic loading and unloading for processing unit
    • 动态加载和卸载处理单元
    • US20060075394A1
    • 2006-04-06
    • US10957158
    • 2004-10-01
    • Tatsuya Iwamoto
    • Tatsuya Iwamoto
    • G06F9/44
    • G06F9/44521G06F12/08G06F2212/251G06F2212/253
    • Methods and apparatus are provided for enhanced instruction handling in processing environments. A program reference may be associated with one or more program modules. The program modules may be loaded into local memory and information, such as code or data, may be obtained from the program modules based on the program reference. New program modules can be formed based on existing program modules. Generating direct references within a program module and avoiding indirect references between program modules can optimize the new program modules. A program module may be preloaded in the local memory based upon an insertion point. The insertion point can be determined statistically. The invention is particularly beneficial for multiprocessor systems having limited amounts of memory.
    • 为处理环境中的指令处理提供了方法和装置。 程序引用可以与一个或多个程序模块相关联。 可以将程序模块加载到本地存储器中,并且可以基于程序引用从程序模块获得诸如代码或数据的信息。 可以基于现有的程序模块形成新的程序模块。 在程序模块中生成直接引用并避免程序模块间的间接引用可以优化新的程序模块。 可以基于插入点将程序模块预加载到本地存储器中。 可以统计确定插入点。 本发明对于具有有限量的存储器的多处理器系统是特别有益的。