会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Computer system with a paged non-volatile memory
    • 具有分页非易失性存储器的计算机系统
    • US5479639A
    • 1995-12-26
    • US279692
    • 1994-08-26
    • James H. EwertzOrville H. ChristesonDouglas L. GabelSean T. Murphy
    • James H. EwertzOrville H. ChristesonDouglas L. GabelSean T. Murphy
    • G06F12/02G06F12/00G06F12/06
    • G06F12/0623G06F2212/2022
    • A computer system wherein a paging technique is used to expand the useable non-volatile memory capacity beyond a fixed address space limitation. The computer system of the preferred embodiment includes a flash memory component for storing non-volatile code and data including a system BIOS in the upper 128K of memory. The useful BIOS memory space is effectively increased while maintaining the address boundary of the upper 128K region. The address space of the non-volatile memory device is logically separated into distinct pages of memory (Pages 1-4). Using the apparatus and techniques of the present invention, Page 1, Page 3 and Page 4 may be individually swapped into the address space originally occupied by Page 1 (the swappable page area). In the preferred embodiment, Page 2 is held static and thus is not used as a swap area. Each of the swappable pages, Page 1, Page 3, and Page 4, contain processing logic called swapping logic used during the swapping or paging operation. The swapping logic operates in conjunction with paging hardware to effect the swapping of pages into the swappable page area. The high order processor address lines are input by a page decoder. The page decoder is used to modify the address actually presented to the non-volatile memory device. A page register provides a means by which the processor may select a page in non-volatile memory. In an alternative embodiment of the present invention, several different forms of configuration or identification information may be stored in a page of non-volatile memory.
    • 一种计算机系统,其中使用寻呼技术来扩展可用的非易失性存储器容量超过固定的地址空间限制。 优选实施例的计算机系统包括用于存储非易失性代码的闪存组件和包括存储器的上部128K中的系统BIOS的数据。 有效地增加了有用的BIOS存储器空间,同时保持了上128K区域的地址边界。 非易失性存储器件的地址空间在逻辑上分成不同的存储器页(1-4页)。 使用本发明的装置和技术,第1页,第3页和第4页可以单独交换到原来由第1页(可交换页面区域)占用的地址空间中。 在优选实施例中,保持静止,因此不用作交换区域。 每个可交换页面,第1页,第3页和第4页都包含称为在交换或寻呼操作期间使用的交换逻辑的处理逻辑。 交换逻辑与分页硬件一起运行,以实现将页面交换到可交换页面区域。 高阶处理器地址线由页解码器输入。 页面解码器用于修改实际呈现给非易失性存储器件的地址。 页面寄存器提供了处理器可以在非易失性存储器中选择页面的手段。 在本发明的替代实施例中,可以将多种不同形式的配置或识别信息存储在非易失性存储器的页面中。
    • 2. 发明授权
    • Computer system with a paged non-volatile memory
    • 具有分页非易失性存储器的计算机系统
    • US5371876A
    • 1994-12-06
    • US137376
    • 1993-10-14
    • James H. EwertzOrville H. ChristesonDouglas L. GabeSean T. Murphy
    • James H. EwertzOrville H. ChristesonDouglas L. GabeSean T. Murphy
    • G06F12/02G06F12/00G06F12/06
    • G06F12/0623G06F2212/2022
    • A computer system wherein a paging technique is used to expand the usable non-volatile memory capacity beyond a fixed address space limitation. The computer system of the preferred embodiment includes a flash memory component for storing non-volatile code and data including a system BIOS in the upper 128K of memory. The useful BIOS memory space is effectively increased while maintaining the address boundary of the upper 128K region. The address space of the non-volatile memory device is logically separated into distinct pages of memory (Pages 1-4). Page 1, Page 3 and Page 4 may be individually swapped into the address space originally occupied by Page 1 (the swappable page area). In the preferred embodiment, Page 2 is held static and thus is not used as a swap area. Each of the swappable pages contain processing logic called swapping logic used during the swapping or paging operation. The swapping logic operates in conjunction with paging hardware to effect the swapping of pages into the swappable page area. The high order processor address lines are input by a page decoder. The page decoder is used to modify the address actually presented to the non-volatile memory device. A page register is used by the processor to select a page in non-volatile memory. In an alternative embodiment, several different forms of configuration or identification information may be stored in a page of non-volatile memory.
    • 一种计算机系统,其中使用寻呼技术来扩展可用的非易失性存储器容量超过固定的地址空间限制。 优选实施例的计算机系统包括用于存储非易失性代码的闪存组件和包括存储器的上部128K中的系统BIOS的数据。 有效地增加了有用的BIOS存储器空间,同时保持了上128K区域的地址边界。 非易失性存储器件的地址空间在逻辑上分成不同的存储器页(1-4页)。 第1页,第3页和第4页可以单独交换到原来由第1页(可交换页面区域)占用的地址空间。 在优选实施例中,保持静止,因此不用作交换区域。 每个可交换页面包含在交换或寻呼操作期间使用的称为交换逻辑的处理逻辑。 交换逻辑与分页硬件一起运行,以实现将页面交换到可交换页面区域。 高阶处理器地址线由页解码器输入。 页面解码器用于修改实际呈现给非易失性存储器件的地址。 处理器使用页寄存器来选择非易失性存储器中的页面。 在替代实施例中,可以将多个不同形式的配置或识别信息存储在非易失性存储器的页面中。
    • 3. 发明授权
    • Dynamic non-volatile memory update in a computer system
    • 计算机系统中的动态非易失性存储器更新
    • US5579522A
    • 1996-11-26
    • US505995
    • 1995-07-24
    • Orville H. ChristesonDouglas L. GabelSean T. Murphy
    • Orville H. ChristesonDouglas L. GabelSean T. Murphy
    • G06F9/06G06F9/445G06F11/00G11C16/02G11C17/00
    • G06F8/67G06F11/1433G06F8/65
    • A computer system wherein a portion of code/data stored in a non-volatile memory device can be dynamically modified or updated without removing any covers or parts from the computer system. The computer system of the preferred embodiment includes a flash memory component coupled to a computer system bus for storing non-volatile code and data. Using the present invention, the contents of a portion of the flash memory may be replaced, modified, updated, or reprogrammed without the need for removing and/or replacing any computer system hardware components. The flash memory device used in the preferred embodiment contains four separately erasable/programmable non-symmetrical blocks of memory. One of these four blocks may be electronically locked to prevent erasure or modification of its contents once it is installed. This configuration allows the processing logic of the computer system to update or modify any selected block of memory without affecting the contents of other blocks. One memory block contains a normal BIOS. An electronically protected flash memory area is used for storage of a recovery BIOS which is used for recovery operations. The present invention also includes hardware for selecting one of the two available update modes: normal or recovery. Thus, using a mode selection apparatus, either a normal system BIOS or a recovery BIOS may be activated.
    • 一种计算机系统,其中存储在非易失性存储器设备中的代码/数据的一部分可以被动态地修改或更新,而不用从计算机系统中移除任何盖子或部件。 优选实施例的计算机系统包括耦合到计算机系统总线的闪存组件,用于存储非易失性代码和数据。 使用本发明,可以更换,修改,更新或重新编程闪存的一部分的内容,而不需要移除和/或替换任何计算机系统硬件组件。 在优选实施例中使用的闪存器件包含四个可分离的可擦除/可编程非对称的存储器块。 这四个块中的一个可以被电子锁定,以防止其被安装后的内容的擦除或修改。 该配置允许计算机系统的处理逻辑更新或修改任何选定的存储块,而不影响其他块的内容。 一个内存块包含一个普通的BIOS。 电子保护的闪存区域用于存储用于恢复操作的恢复BIOS。 本发明还包括用于选择两种可用更新模式之一的硬件:正常或恢复。 因此,使用模式选择装置,可以激活正常系统BIOS或恢复BIOS。
    • 5. 发明授权
    • Method and apparatus for setting the operating parameters of a computer system
    • 用于设置计算机系统的操作参数的方法和装置
    • US06256731B1
    • 2001-07-03
    • US09440150
    • 1999-11-15
    • Jerald N. HallOrville H. ChristesonMike KinionSean R. BabcockFrank L. WildgrubeFrank E. LeClergJohn Yuratovac
    • Jerald N. HallOrville H. ChristesonMike KinionSean R. BabcockFrank L. WildgrubeFrank E. LeClergJohn Yuratovac
    • G06F900
    • G06F9/4401G06F11/1433G06F13/10G06F13/4068
    • An apparatus includes a configuration selector that is selectively configurable to denote one of a plurality of operating modes for the apparatus, including a configuration mode. The apparatus further comprising a programmable multiplexer, a processor, a bus, and a storage medium having stored therein a basic input/output system (BIOS) equipped to operate in any one of the plurality of operating modes, including the configuration mode wherein the BIOS facilitates user programming of a plurality of operating parameters for the apparatus. The programmable multiplexer, responsive to the configuration selector, asserts a default bus/core ratio common to a plurality of processors and buses that can be employed to form the apparatus when the configuration selector is configured to denote the configuration mode of operation. The processor, coupled to the storage medium and the programmable multiplexer, operates to execute the BIOS, in a speed consistent with the asserted bus/core ratio. The bus, coupled to the programmable multiplexer, the processor and the storage medium, operates to provide instructions and data to the processor, including the BIOS, in a speed consistent with the asserted bus/core ratio.
    • 一种装置包括配置选择器,其被选择性地配置为表示该设备的多种操作模式中的一种,包括配置模式。 该装置还包括可编程多路复用器,处理器,总线和存储介质,其中存储有配置为以多种操作模式中的任一种操作的基本输入/输出系统(BIOS),其包括配置模式,其中BIOS 便于用户编程设备的多个操作参数。 响应于配置选择器,可编程多路复用器断言当配置选择器配置为表示配置操作模式时,可以用于形成设备的多个处理器和总线公共的默认总线/内核比。 耦合到存储介质和可编程多路复用器的处理器以与断言的总线/内核比率一致的速度操作以执行BIOS。 耦合到可编程多路复用器,处理器和存储介质的总线,以与断言的总线/内核比率一致的速度来操作以向处理器(包括BIOS)提供指令和数据。