会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 9. 发明授权
    • High availability memory system
    • 高可用性内存系统
    • US08086783B2
    • 2011-12-27
    • US12390731
    • 2009-02-23
    • James A. O'ConnorKevin C. GowerLuis A. Lastras-MontanoWarren E. Maule
    • James A. O'ConnorKevin C. GowerLuis A. Lastras-MontanoWarren E. Maule
    • G06F12/00
    • G06F11/1004G06F12/0886
    • A memory system with high availability is provided. The memory system includes multiple memory channels. Each memory channel includes at least one memory module with memory devices organized as partial ranks coupled to memory device bus segments. Each partial rank includes a subset of the memory devices accessible as a subchannel on a subset of the memory device bus segments. The memory system also includes a memory controller in communication with the multiple memory channels. The memory controller distributes an access request across the memory channels to access a full rank. The full rank includes at least two of the partial ranks on separate memory channels. Partial ranks on a common memory module can be concurrently accessed. The memory modules can use at least one checksum memory device as a dedicated checksum memory device or a shared checksum memory device between at least two of the concurrently accessible partial ranks.
    • 提供了高可用性的内存系统。 存储器系统包括多个存储器通道。 每个存储器通道包括至少一个存储器模块,其中存储器件被组织为耦合到存储器设备总线段的部分等级。 每个部分等级包括作为存储器设备总线段的子集上的子信道可访问的存储器件的子集。 存储器系统还包括与多个存储器通道通信的存储器控​​制器。 存储器控制器通过存储器通道分配访问请求以访问完整等级。 完整等级包括在独立内存通道上的至少两个部分等级。 可以同时访问公共内存模块上的部分排名。 存储器模块可以在至少两个可同时访问的部分等级之间使用至少一个校验和存储器设备作为专用校验和存储器设备或共享校验和存储器设备。
    • 10. 发明申请
    • HIGH AVAILABILITY MEMORY SYSTEM
    • 高可用性存储系统
    • US20100217915A1
    • 2010-08-26
    • US12390731
    • 2009-02-23
    • James A. O'ConnorKevin C. GowerLuis A. Lastras-MontanoWarren E. Maule
    • James A. O'ConnorKevin C. GowerLuis A. Lastras-MontanoWarren E. Maule
    • G06F12/06G06F11/10
    • G06F11/1004G06F12/0886
    • A memory system with high availability is provided. The memory system includes multiple memory channels. Each memory channel includes at least one memory module with memory devices organized as partial ranks coupled to memory device bus segments. Each partial rank includes a subset of the memory devices accessible as a subchannel on a subset of the memory device bus segments. The memory system also includes a memory controller in communication with the multiple memory channels. The memory controller distributes an access request across the memory channels to access a full rank. The full rank includes at least two of the partial ranks on separate memory channels. Partial ranks on a common memory module can be concurrently accessed. The memory modules can use at least one checksum memory device as a dedicated checksum memory device or a shared checksum memory device between at least two of the concurrently accessible partial ranks.
    • 提供了高可用性的内存系统。 存储器系统包括多个存储器通道。 每个存储器通道包括至少一个存储器模块,其中存储器件被组织为耦合到存储器设备总线段的部分等级。 每个部分等级包括作为存储器设备总线段的子集上的子信道可访问的存储器件的子集。 存储器系统还包括与多个存储器通道通信的存储器控​​制器。 存储器控制器通过存储器通道分配访问请求以访问完整等级。 完整等级包括在独立内存通道上的至少两个部分等级。 可以同时访问公共内存模块上的部分排名。 存储器模块可以在至少两个可同时访问的部分等级之间使用至少一个校验和存储器设备作为专用校验和存储器设备或共享校验和存储器设备。