专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09575652B2 Instantiable gesture objects 有权
标题翻译：实时手势对象
公开(公告)号：US09575652B2
公开(公告)日：2017-02-21
申请号：US13436877
申请日：2012-03-31
申请人： Jacob S. Rossi , Justin E. Rogers , Raju Ramanathan , Stephen H. Wright , Charu Chandiram , Matthew A. Rakow
发明人： Jacob S. Rossi , Justin E. Rogers , Raju Ramanathan , Stephen H. Wright , Charu Chandiram , Matthew A. Rakow
IPC分类号： G06F3/0488 , G06F3/01 , H04N1/00 , G06F9/44
CPC分类号： G06F3/04883 , G06F3/01 , G06F3/017 , G06F9/44 , G06F9/451 , H04N1/00411
摘要： Instantiable gesture object techniques are described in which native gesture functionality is abstracted to applications using a script-based recognition interface. Gesture objects may be instantiated for different interaction contexts at the direction of applications programmed using dynamic scripting languages. Gesture objects can be configured to designate particular touch contacts and/or other inputs to consider for gesture recognition and a target element of content to which corresponding recognized gestures are applicable. After creation, gesture objects manage gesture processing operations on behalf of the applications including creating recognizers with the native gesture system, feeding input data for processing, and transforming raw gesture data into formats appropriate for the application and/or a target element. Accordingly, script-based applications may use the gesture objects to offload processing tasks associated with gesture recognition and take advantage of native gesture functionality.
摘要翻译：描述了可实现的手势对象技术，其中使用基于脚本的识别界面将原生手势功能抽象到应用。手势对象可以在使用动态脚本语言编程的应用程序的方向上针对不同的交互环境进行实例化。手势对象可以被配置为指定特定的触摸触点和/或其他输入以考虑用于手势识别和对应的识别的手势可应用的内容的目标元素。在创建之后，手势对象代表应用程序来管理手势处理操作，包括使用本机手势系统创建识别器，馈送用于处理的输入数据，以及将原始手势数据转换成适合于应用和/或目标元素的格式。因此，基于脚本的应用程序可以使用手势对象来卸载与手势识别相关联的处理任务并利用本地手势功能。

2. 发明申请

US20130263029A1 Instantiable Gesture Objects 有权
标题翻译：实用手势对象
公开(公告)号：US20130263029A1
公开(公告)日：2013-10-03
申请号：US13436877
申请日：2012-03-31
申请人： Jacob S. Rossi , Justin E. Rogers , Raju Ramanathan , Stephen H. Wright , Charu Chandiram , Matthew A. Rakow
发明人： Jacob S. Rossi , Justin E. Rogers , Raju Ramanathan , Stephen H. Wright , Charu Chandiram , Matthew A. Rakow
IPC分类号： G06F3/048
CPC分类号： G06F3/04883 , G06F3/01 , G06F3/017 , G06F9/44 , G06F9/451 , H04N1/00411
摘要： Instantiable gesture object techniques are described in which native gesture functionality is abstracted to applications using a script-based recognition interface. Gesture objects may be instantiated for different interaction contexts at the direction of applications programmed using dynamic scripting languages. Gesture objects can be configured to designate particular touch contacts and/or other inputs to consider for gesture recognition and a target element of content to which corresponding recognized gestures are applicable. After creation, gesture objects manage gesture processing operations on behalf of the applications including creating recognizers with the native gesture system, feeding input data for processing, and transforming raw gesture data into formats appropriate for the application and/or a target element. Accordingly, script-based applications may use the gesture objects to offload processing tasks associated with gesture recognition and take advantage of native gesture functionality.
摘要翻译：描述了可实现的手势对象技术，其中使用基于脚本的识别界面将原生手势功能抽象到应用。手势对象可以在使用动态脚本语言编程的应用程序的方向上针对不同的交互环境进行实例化。手势对象可以被配置为指定特定的触摸触点和/或其他输入以考虑用于手势识别和对应的识别的手势可应用的内容的目标元素。在创建之后，手势对象代表应用程序来管理手势处理操作，包括使用本机手势系统创建识别器，馈送用于处理的输入数据，以及将原始手势数据转换成适合于应用和/或目标元素的格式。因此，基于脚本的应用程序可以使用手势对象来卸载与手势识别相关联的处理任务并利用本地手势功能。

3. 发明授权

US07978197B2 Systems and methods for downloading algorithmic elements to a coprocessor and corresponding techniques 有权
公开(公告)号：US07978197B2
公开(公告)日：2011-07-12
申请号：US10987144
申请日：2004-11-12
申请人： Charles N. Boyd , Michele B. Boland , Michael A. Toelle , Anantha Rao Kancherla , Amar Patel , Iouri Tarassov , Stephen H. Wright
发明人： Charles N. Boyd , Michele B. Boland , Michael A. Toelle , Anantha Rao Kancherla , Amar Patel , Iouri Tarassov , Stephen H. Wright
IPC分类号： G06T1/20 , G06F15/76
CPC分类号： G06F9/325 , G06F9/3842 , G06F9/3879 , G06T15/005 , G06T15/80
摘要： Systems and methods for downloading algorithmic elements to a coprocessor and corresponding processing and communication techniques are provided. For an improved graphics pipeline, the invention provides a class of co-processing device, such as a graphics processor unit (GPU), providing improved capabilities for an abstract or virtual machine for performing graphics calculations and rendering. The invention allows for runtime-predicated flow control of programs downloaded to coprocessors, enables coprocessors to include indexable arrays of on-chip storage elements that are readable and writable during execution of programs, provides native support for textures and texture maps and corresponding operations in a vertex shader, provides frequency division of vertex streams input to a vertex shader with optional support for a stream modulo value, provides a register storage element on a pixel shader and associated interfaces for storage associated with representing the “face” of a pixel, provides vertex shaders and pixel shaders with more on-chip register storage and the ability to receive larger programs than any existing vertex or pixel shaders and provides 32 bit float number support in both vertex and pixel shaders.

4. 发明申请

US20080198169A1 SYSTEMS AND METHODS FOR DOWNLOADING ALGORITHMIC ELEMENTS TO A COPROCESSOR AND CORRESPONDING TECHNIQUES 有权
标题翻译：将算法元素下载到协处理器和相应技术的系统和方法
公开(公告)号：US20080198169A1
公开(公告)日：2008-08-21
申请号：US12112676
申请日：2008-04-30
申请人： Charles N. Boyd , Michele B. Boland , Michael A. Toelle , Anantha Rao Kancherla , Amar Patel , Iouri Tarassov , Stephen H. Wright
发明人： Charles N. Boyd , Michele B. Boland , Michael A. Toelle , Anantha Rao Kancherla , Amar Patel , Iouri Tarassov , Stephen H. Wright
IPC分类号： G06T1/00
CPC分类号： G06F9/325 , G06F9/3842 , G06F9/3879 , G06T15/005 , G06T15/80
摘要： Systems and methods for downloading algorithmic elements to a coprocessor and corresponding processing and communication techniques are provided. For an improved graphics pipeline, the invention provides a class of co-processing device, such as a graphics processor unit (GPU), providing improved capabilities for an abstract or virtual machine for performing graphics calculations and rendering. The invention allows for runtime-predicated flow control of programs downloaded to coprocessors, enables coprocessors to include indexable arrays of on-chip storage elements that are readable and writable during execution of programs, provides native support for textures and texture maps and corresponding operations in a vertex shader, provides frequency division of vertex streams input to a vertex shader with optional support for a stream modulo value, provides a register storage element on a pixel shader and associated interfaces for storage associated with representing the “face” of a pixel, provides vertex shaders and pixel shaders with more on-chip register storage and the ability to receive larger programs than any existing vertex or pixel shaders and provides 32 bit float number support in both vertex and pixel shaders.
摘要翻译：提供了将算法元素下载到协处理器的系统和方法以及相应的处理和通信技术。对于改进的图形管线，本发明提供了一类协处理设备，诸如图形处理器单元（GPU），为抽象或虚拟机提供改进的能力，用于执行图形计算和渲染。本发明允许对下载到协处理器的程序的运行时预测流程控制，使得协处理器能够在程序执行期间包括可读写的片上存储元件的可索引阵列，为纹理和纹理贴图提供本地支持，并在顶点着色器提供输入到顶点着色器的顶点着色器的分频，可选地支持流模值，在像素着色器上提供寄存器存储元素，并且与表示像素的“面”关联的存储相关联的接口提供顶点着色器和像素着色器，具有更多的片上寄存器存储，并且能够接收比任何现有顶点或像素着色器更大的程序，并在顶点和像素着色器中提供32位浮点数支持。

5. 发明申请

US20120278712A1 MULTI-INPUT GESTURES IN HIERARCHICAL REGIONS 审中-公开
标题翻译：分层区域的多重输入
公开(公告)号：US20120278712A1
公开(公告)日：2012-11-01
申请号：US13095495
申请日：2011-04-27
申请人： Stephen H. Wright , Amish Patel , Paul Armistead Hoover , Nicholas R. Waggoner , Michael J. Patten
发明人： Stephen H. Wright , Amish Patel , Paul Armistead Hoover , Nicholas R. Waggoner , Michael J. Patten
IPC分类号： G06F3/041 , G06F3/01
CPC分类号： G06F3/04883 , G06F2203/04803 , G06F2203/04808
摘要： This document describes techniques and apparatuses for multi-input gestures in hierarchical regions. These techniques enable applications to appropriately respond to a multi-input gesture made to one or more hierarchically related regions of an application interface.
摘要翻译：本文档描述了分层区域中多输入手势的技术和装置。这些技术使得应用能够适当地响应对应用接口的一个或多个分层相关区域进行的多输入手势。

6. 发明授权

US08035646B2 Systems and methods for downloading algorithmic elements to a coprocessor and corresponding techniques 有权
标题翻译：将算法元素下载到协处理器的系统和方法以及相应的技术
公开(公告)号：US08035646B2
公开(公告)日：2011-10-11
申请号：US10987120
申请日：2004-11-12
申请人： Charles N. Boyd , Michele B. Boland , Michael A. Toelle , Anantha Rao Kancherla , Amar Patel , Iouri Tarassov , Stephen H. Wright
发明人： Charles N. Boyd , Michele B. Boland , Michael A. Toelle , Anantha Rao Kancherla , Amar Patel , Iouri Tarassov , Stephen H. Wright
IPC分类号： G06T1/00
CPC分类号： G06F9/325 , G06F9/3842 , G06F9/3879 , G06T15/005 , G06T15/80
摘要： Systems and methods for downloading algorithmic elements to a coprocessor and corresponding processing and communication techniques are provided. For an improved graphics pipeline, the invention provides a class of co-processing device, such as a graphics processor unit (GPU), providing improved capabilities for an abstract or virtual machine for performing graphics calculations and rendering. The invention allows for runtime-predicated flow control of programs downloaded to coprocessors, enables coprocessors to include indexable arrays of on-chip storage elements that are readable and writable during execution of programs, provides native support for textures and texture maps and corresponding operations in a vertex shader, provides frequency division of vertex streams input to a vertex shader with optional support for a stream modulo value, provides a register storage element on a pixel shader and associated interfaces for storage associated with representing the “face” of a pixel, provides vertex shaders and pixel shaders with more on-chip register storage and the ability to receive larger programs than any existing vertex or pixel shaders and provides 32 bit float number support in both vertex and pixel shaders.
摘要翻译：提供了将算法元素下载到协处理器的系统和方法以及相应的处理和通信技术。对于改进的图形管线，本发明提供了一类协处理设备，诸如图形处理器单元（GPU），为抽象或虚拟机提供改进的能力，用于执行图形计算和渲染。本发明允许对下载到协处理器的程序的运行时预测流程控制，使得协处理器能够在程序执行期间包括可读写的片上存储元件的可索引阵列，为纹理和纹理贴图提供本地支持，并在顶点着色器提供输入到顶点着色器的顶点着色器的分频，可选地支持流模值，在像素着色器上提供寄存器存储元素，并且与表示像素的“面”关联的存储相关联的接口提供顶点着色器和像素着色器，具有更多的片上寄存器存储，并且能够接收比任何现有顶点或像素着色器更大的程序，并在顶点和像素着色器中提供32位浮点数支持。

7. 发明授权

US08274517B2 Systems and methods for downloading algorithmic elements to a coprocessor and corresponding techniques 有权
标题翻译：将算法元素下载到协处理器的系统和方法以及相应的技术
公开(公告)号：US08274517B2
公开(公告)日：2012-09-25
申请号：US10986586
申请日：2004-11-12
申请人： Charles N. Boyd , Michele B. Boland , Michael A. Toelle , Anantha Rao Kancherla , Amar Patel , Iouri Tarassov , Stephen H. Wright
发明人： Charles N. Boyd , Michele B. Boland , Michael A. Toelle , Anantha Rao Kancherla , Amar Patel , Iouri Tarassov , Stephen H. Wright
IPC分类号： G06T1/00 , G06T15/00
CPC分类号： G06F9/325 , G06F9/3842 , G06F9/3879 , G06T15/005 , G06T15/80
摘要： Systems and methods for downloading algorithmic elements to a coprocessor and corresponding processing and communication techniques are provided. For an improved graphics pipeline, the invention provides a class of co-processing device, such as a graphics processor unit (GPU), providing improved capabilities for an abstract or virtual machine for performing graphics calculations and rendering. The invention allows for runtime-predicated flow control of programs downloaded to coprocessors, enables coprocessors to include indexable arrays of on-chip storage elements that are readable and writable during execution of programs, provides native support for textures and texture maps and corresponding operations in a vertex shader, provides frequency division of vertex streams input to a vertex shader with optional support for a stream modulo value, provides a register storage element on a pixel shader and associated interfaces for storage associated with representing the “face” of a pixel, provides vertex shaders and pixel shaders with more on-chip register storage and the ability to receive larger programs than any existing vertex or pixel shaders and provides 32 bit float number support in both vertex and pixel shaders.
摘要翻译：提供了将算法元素下载到协处理器的系统和方法以及相应的处理和通信技术。对于改进的图形管线，本发明提供了一类协处理设备，诸如图形处理器单元（GPU），为抽象或虚拟机提供改进的能力，用于执行图形计算和渲染。本发明允许对下载到协处理器的程序的运行时预测流控制，使得协处理器能够在程序执行期间包括可读写的片上存储元件的可索引阵列，为纹理和纹理贴图提供本地支持，并在顶点着色器提供输入到顶点着色器的顶点着色器的分频，可选地支持流模值，在像素着色器上提供寄存器存储元素，并且与表示像素的“面”关联的存储相关联的接口提供顶点着色器和像素着色器，具有更多的片上寄存器存储，并且能够接收比任何现有顶点或像素着色器更大的程序，并在顶点和像素着色器中提供32位浮点数支持。

8. 发明授权

US08001483B2 Selective display of cursor 有权
标题翻译：选择性显示光标
公开(公告)号：US08001483B2
公开(公告)日：2011-08-16
申请号：US11706621
申请日：2007-02-13
申请人： Jeremy de Souza , Mohamed Sadek , Pravin Kumar Santiago , Stephen H. Wright
发明人： Jeremy de Souza , Mohamed Sadek , Pravin Kumar Santiago , Stephen H. Wright
IPC分类号： G06F3/048
CPC分类号： G06F3/0481 , G09G5/08
摘要： An application may be provided with an interface for hiding a cursor from or showing a cursor to a video driver and for causing cursor information to be saved in data storage and retrieved from data storage. The interface may include an application program interface (API), which may be callable from the application program. The interface may also include one or more bits included in a video driver, such that the modification of any of the one or more bits may change operation of the video driver. Modification of at least some of the bits may cause a cursor to be hidden from the video driver, may cause a previously hidden cursor to be shown to the video driver, may cause cursor information to be saved in a data storage, or may cause the cursor information to be retrieved from the data storage.
摘要翻译：应用程序可以设置有用于将光标隐藏或显示光标到视频驱动器并且用于使光标信息被保存在数据存储器中并从数据存储器检索的接口。接口可以包括可以从应用程序调用的应用程序接口（API）。接口还可以包括包括在视频驱动器中的一个或多个比特，使得一个或多个比特中的任一个的修改可以改变视频驱动器的操作。至少一些位的修改可能导致光标从视频驱动器被隐藏，可能导致先前隐藏的光标被显示给视频驱动器，可能导致光标信息被保存在数据存储器中，或者可能导致要从数据存储中检索的游标信息。

9. 发明授权

US08823718B2 Systems and methods for downloading algorithmic elements to a coprocessor and corresponding techniques 有权
标题翻译：将算法元素下载到协处理器的系统和方法以及相应的技术
公开(公告)号：US08823718B2
公开(公告)日：2014-09-02
申请号：US10987686
申请日：2004-11-12
申请人： Charles N. Boyd , Michele B. Boland , Michael A. Toelle , Anantha Rao Kancherla , Amar Patel , Iouri Tarassov , Stephen H. Wright
发明人： Charles N. Boyd , Michele B. Boland , Michael A. Toelle , Anantha Rao Kancherla , Amar Patel , Iouri Tarassov , Stephen H. Wright
IPC分类号： G06T1/00 , G09G5/36 , G06F9/32 , G06T15/80 , G06F9/38 , G06T15/00
CPC分类号： G06F9/325 , G06F9/3842 , G06F9/3879 , G06T15/005 , G06T15/80
摘要： Systems and methods for downloading algorithmic elements to a coprocessor and corresponding processing and communication techniques are provided. For an improved graphics pipeline, the invention provides a class of co-processing device, such as a graphics processor unit (GPU), providing improved capabilities for an abstract or virtual machine for performing graphics calculations and rendering. The invention allows for runtime-predicated flow control of programs downloaded to coprocessors, enables coprocessors to include indexable arrays of on-chip storage elements that are readable and writable during execution of programs, provides native support for textures and texture maps and corresponding operations in a vertex shader, provides frequency division of vertex streams input to a vertex shader with optional support for a stream modulo value, provides a register storage element on a pixel shader and associated interfaces for storage associated with representing the “face” of a pixel, provides vertex shaders and pixel shaders with more on-chip register storage and the ability to receive larger programs than any existing vertex or pixel shaders and provides 32 bit float number support in both vertex and pixel shaders.
摘要翻译：提供了将算法元素下载到协处理器的系统和方法以及相应的处理和通信技术。对于改进的图形管线，本发明提供了一类协处理设备，诸如图形处理器单元（GPU），为抽象或虚拟机提供改进的能力，用于执行图形计算和渲染。本发明允许对下载到协处理器的程序的运行时预测流程控制，使得协处理器能够在程序执行期间包括可读写的片上存储元件的可索引阵列，为纹理和纹理贴图提供本地支持，并在顶点着色器提供输入到顶点着色器的顶点着色器的分频，可选地支持流模值，在像素着色器上提供寄存器存储元素，并且与表示像素的“面”关联的存储相关联的接口提供顶点着色器和像素着色器，具有更多的片上寄存器存储，并且能够接收比任何现有顶点或像素着色器更大的程序，并在顶点和像素着色器中提供32位浮点数支持。

10. 发明授权

US08305381B2 Systems and methods for downloading algorithmic elements to a coprocessor and corresponding techniques 有权
标题翻译：将算法元素下载到协处理器的系统和方法以及相应的技术
公开(公告)号：US08305381B2
公开(公告)日：2012-11-06
申请号：US12112676
申请日：2008-04-30
申请人： Charles N. Boyd , Michele B. Boland , Michael A. Toelle , Anantha Rao Kancherla , Amar Patel , Iouri Tarassov , Stephen H. Wright
发明人： Charles N. Boyd , Michele B. Boland , Michael A. Toelle , Anantha Rao Kancherla , Amar Patel , Iouri Tarassov , Stephen H. Wright
IPC分类号： G06T1/00 , G06F13/14 , G09G5/00
CPC分类号： G06F9/325 , G06F9/3842 , G06F9/3879 , G06T15/005 , G06T15/80
摘要： Systems and methods for downloading algorithmic elements to a coprocessor and corresponding processing and communication techniques are provided. For an improved graphics pipeline, the invention provides a class of co-processing device, such as a graphics processor unit (GPU), providing improved capabilities for an abstract or virtual machine for performing graphics calculations and rendering. The invention allows for runtime-predicated flow control of programs downloaded to coprocessors, enables coprocessors to include indexable arrays of on-chip storage elements that are readable and writable during execution of programs, provides native support for textures and texture maps and corresponding operations in a vertex shader, provides frequency division of vertex streams input to a vertex shader with optional support for a stream modulo value, provides a register storage element on a pixel shader and associated interfaces for storage associated with representing the “face” of a pixel, provides vertex shaders and pixel shaders with more on-chip register storage and the ability to receive larger programs than any existing vertex or pixel shaders and provides 32 bit float number support in both vertex and pixel shaders.
摘要翻译：提供了将算法元素下载到协处理器的系统和方法以及相应的处理和通信技术。对于改进的图形管线，本发明提供了一类协处理设备，诸如图形处理器单元（GPU），为抽象或虚拟机提供改进的能力，用于执行图形计算和渲染。本发明允许对下载到协处理器的程序的运行时预测流程控制，使得协处理器能够在程序执行期间包括可读写的片上存储元件的可索引阵列，为纹理和纹理贴图提供本地支持，并在顶点着色器提供输入到顶点着色器的顶点着色器的分频，其中可选地支持流模数值，在像素着色器上提供寄存器存储元件，并且与表示像素的面相关联的存储相关联的接口，提供顶点着色器和具有更多片上寄存器存储的像素着色器，并且能够接收比任何现有顶点或像素着色器更大的程序，并在顶点和像素着色器中提供32位浮点数支持。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式