专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明公开

EP1226501A4 NETWORK SWITCH AND COMPONENTS AND METHOD OF OPERATION 有权
标题翻译：网络交换机和部件工作程序
公开(公告)号：EP1226501A4
公开(公告)日：2003-10-01
申请号：EP00959158
申请日：2000-08-24
申请人： IBM
发明人： BASS BRIAN MITCHELL , CALVIGNAC JEAN LOUIS , GALLO ANTHONY MATTEO , HEDDES MARCO C , RAO SRIDHAR , SIEGEL MICHAEL STEVEN , YOUNGMAN BRIAN ALAN , VERPLANKEN FABRICE JEAN
IPC分类号： G06F15/16 , G06F13/40 , G06F15/177 , H04L12/56 , G06F13/00 , G06F13/38 , G06F15/00 , G06F15/173 , G06F15/76
CPC分类号： H04L49/3036 , G06F13/4022 , H04L49/15 , H04L49/205 , H04L49/3009 , H04L49/351
摘要： A network switch apparatus, components for such an apparatus, and methods of operating such an apparatus in which data flow handling and flexibility is enhanced by the cooperation of a control point and a plurality of interface processors formed on a semiconductor substrate. The control point and interface processors together form a network processor capable of cooperating with other elements including an optional switching fabric device in executing instructions directing the flow of data in a network.

2. 发明公开

EP1226509A4 NETWORK PROCESSOR PROCESSING COMPLEX AND METHODS 审中-公开
标题翻译：网络处理器处理复杂和方法
公开(公告)号：EP1226509A4
公开(公告)日：2007-09-26
申请号：EP00957269
申请日：2000-08-24
申请人： IBM
发明人： BASS BRIAN MITCHELL , CALVIGNAC JEAN-LOUIS , GALLO ANTHONY MATTEO , HEDDES MARCO C , LEAVENS ROSS BOYD , PATEL PIYUSH CHUNILAL , RINALDI MARK ANTHONY , SIEGEL MICHAEL STEVEN , VERPLANKEN FABRICE JEAN
IPC分类号： G06F15/16 , G06F15/80 , H04L12/56 , G06F15/00
CPC分类号： H04L49/602 , G06F15/80 , H04L49/351
摘要： A network processor (10) useful in network switch apparatus and methods of operating such a processor in which data flow handling and flexibility is enhanced by the cooperation of an embedded processor complex (12) with a suite of peripherals (14-36 and 40), all formed on a common semiconductor substrate. The interface processors (16, 34) provide data path for inbound and outbound data flow and operate under the control of instructions stored in an instruction store formed on the semiconductor substrate, while storage of transiting data flow portions is provided by memory peripherals and interfaces to external memory elements.

3. 发明申请

WO0139467A8 METHOD AND SYSTEM FOR CONTROLLING TRANSMISSION OF PACKETS IN COMPUTER NETWORKS 审中-公开
标题翻译：控制计算机网络中分组传输的方法和系统
公开(公告)号：WO0139467A8
公开(公告)日：2002-10-31
申请号：PCT/GB0004410
申请日：2000-11-21
申请人： IBM , IBM UK
发明人： AYDEMIR METIN , BASS BRIAN MITCHELL , JEFFRIES CLARK DEBS , ROVNER SONIA KIANG , SIEGEL MICHAEL STEVEN , GALLO ANTHONY MATTEO , GORTI BRAHMANAND KUMAR , HEDDES MARCO
IPC分类号： H04L12/801 , H04L12/835 , H04L29/06 , H04L12/56
CPC分类号： H04L47/10 , H04L47/29 , H04L47/30
摘要： Methods, apparatus and program products for controlling a flow of a plurality of packets in a computer network are disclosed. The computer network includes a device defining a queue. The methods, apparatus and program products include determining a queue level for the queue and determining an offered rate of the plurality of packets to the queue. They also include controlling a transmission fraction of the plurality of packets to or from the queue, based on the queue level, the offered rate and a previous value of the transmission fraction so that the transmission fraction and the queue level are critically damped if the queue level is between at least a first queue level and a second queue level. Several embodiments are disclosed in which various techniques are used to determine the manner of the control.
摘要翻译：公开了一种用于控制计算机网络中的多个分组的流的方法，装置和程序产品。计算机网络包括定义队列的设备。方法，装置和程序产品包括确定队列的队列级别并确定多个分组到队列的提供速率。它们还包括基于队列级别，提供的速率和传输部分的先前值来控制到队列或从队列的多个分组的传输分数，使得如果队列中传输分数和队列级别被严重衰减级别在至少第一队列级别和第二队列级别之间。公开了几种实施例，其中使用各种技术来确定控制的方式。

4. 发明申请

WO0178308A3 METHOD FOR DEFINING AND CONTROLLING THE OVERALL BEHAVIOR OF A NETWORK PROCESSOR DEVICE 审中-公开
标题翻译：用于定义和控制网络处理器设备的整体行为的方法
公开(公告)号：WO0178308A3
公开(公告)日：2002-05-16
申请号：PCT/GB0101600
申请日：2001-04-10
申请人： IBM , IBM UK
发明人： BASSO CLAUDE , GALLO ANTHONY MATTEO , HEDDES MARCO , HARIHARAN SEETA , RAO SRIDHAR , ROVER SONIA KIANG
IPC分类号： G06F13/10 , H04L12/24 , H04L12/56 , H04L29/06
CPC分类号： H04L41/0803 , H04L29/06 , H04L69/18
摘要： A system and method for controlling overall behavior of a network processor device implemented in a network processing environment servicing a communications network. The method includes steps of receiving a guided control frame including one or more control functions for configuring various functional devices within the network processor with device control parameter data; a step of forwarding one or more control functions from a received control frame to a functional device within the network processor to be configured; and, executing the control functions as specified in the control frame. A novel control frame data structure and communications infrastructure is implemented whereby any network processor device operating in a distributed network processing environment may be controlled in accordance with executed control functions and device control parameter data.
摘要翻译：一种用于控制在为通信网络服务的网络处理环境中实现的网络处理器设备的整体行为的系统和方法。该方法包括以下步骤：接收包括用于使用设备控制参数数据配置网络处理器内的各种功能设备的一个或多个控制功能的引导控制帧; 将一个或多个控制功能从接收到的控制帧转发到要配置的网络处理器内的功能设备的步骤; 并且执行控制帧中指定的控制功能。实现新颖的控制帧数据结构和通信基础设施，从而可以根据执行的控制功能和设备控制参数数据来控制在分布式网络处理环境中操作的任何网络处理器设备。

5. 发明专利

JP2002057688A MEMORY MANAGEMENT METHOD AND SYSTEM IN NETWORK PROCESSING SYSTEM 失效
公开(公告)号：JP2002057688A
公开(公告)日：2002-02-22
申请号：JP2001104637
申请日：2001-04-03
申请人： IBM
发明人： GALLO ANTHONY MATTEO , HARIHARAN SEETA , HEDDES MARCO C , SURIDARU RAAO , VERRILLI COLIN BEATON , GAIL EILEEN WOODLAND
IPC分类号： G06F15/167 , G06F9/44 , G06F12/00 , G06F12/02 , G06F12/06 , G06F13/14 , H04L12/24 , H04L12/44 , H04L12/46 , H04L12/56 , H04L29/06
摘要： PROBLEM TO BE SOLVED: To provide a method and a system for managing a memory in a network processing system for providing the allocation of a physical memory section inside a network processor connected to a control point processor by a bus. SOLUTION: This allocation system provides a memory management layer without the need of a complete operating system interface and supports the asynchronous completion of allocation requests. Multicast allocation is supported and the allocation can be simultaneously requested on the plural network processors. An allocation mechanism returns a token, then a memory position is accessed by a protocol through the bus by using the token, and the allocation performed on the plural network processors where actual physical addresses and memory constitution are different is referred to by a single token.

6. 发明专利

JP2001325203A NETWORK PROCESSOR SERVICE ARCHITECTURE INDEPENDENT OF PLATFORM AND OPERATING SYSTEM 失效
公开(公告)号：JP2001325203A
公开(公告)日：2001-11-22
申请号：JP2001092526
申请日：2001-03-28
申请人： IBM
发明人： BASSO CLAUDE , DAMON PHILIPPE , GALLO ANTHONY MATTEO
IPC分类号： G06F13/10 , G06F9/455 , G06F15/00 , H04L12/56
摘要： PROBLEM TO BE SOLVED: To provide a system for providing an easily expandable network processor service architecture independent of a processor and an operating system. SOLUTION: The system is provided with plural portable individual function components equivalent to the specified segment of the device driver of a control processor. The function components are provided with low standard API and external API and execute various network processor functions such as the reception and transfer of packets on a network and the other functions required by the control processor so as to perform communication with a network processor and instruct it. The function components are designed so as to be adapted to the usable processor architectures and operating systems of various types and to enable a customer and a developer to customize and expand the usable network service.

7. 发明专利

JP2006020371A Network switch and component and method of operation 有权
标题翻译：网络开关及组件及操作方法
公开(公告)号：JP2006020371A
公开(公告)日：2006-01-19
申请号：JP2005282931
申请日：2005-09-28
申请人： Internatl Business Mach Corp , インターナショナル・ビジネス・マシーンズ・コーポレーションInternational Business Maschines Corporation
发明人： BASS BRIAN MITCHELL , CALVIGNAC JEAN LOUIS , GALLO ANTHONY MATTEO , HEDDES MARCO C , RAO SRIDHAR , SIEGEL MICHAEL STEVEN , YOUNGMAN BRIAN ALAN , VERPLANKEN FABRICE JEAN
IPC分类号： G06F15/16 , H04L12/56 , G06F13/40 , G06F15/177
CPC分类号： H04L49/3036 , G06F13/4022 , H04L49/15 , H04L49/205 , H04L49/3009 , H04L49/351
摘要： PROBLEM TO BE SOLVED: To provide a scalable switch architecture which is used in data communication network, increases processing speed of transferred data, and can resize support capability into within a scope of each type of potential request. SOLUTION: A network switch apparatus, components for such an apparatus, and methods of operating such an apparatus in which data flow handling and flexibility is enhanced by the cooperation of a control point and a plurality of interface processors formed on a semiconductor substrate. The control point and interface processors together form a network processor capable of cooperating with other elements including an optional switching fabric device in executing instructions directing the flow of data in a network. COPYRIGHT: (C)2006,JPO&NCIPI
摘要翻译：要解决的问题：提供在数据通信网络中使用的可扩展交换机架构，提高传输数据的处理速度，并且可以将支持能力调整到每种类型的潜在请求的范围内。解决方案：一种网络交换设备，用于这种设备的部件，以及操作这样的设备的方法，其中通过控制点和形成在半导体衬底上的多个接口处理器的协作来增强数据流处理和灵活性。控制点和接口处理器一起形成一个网络处理器，能够在执行指导网络中的数据流的指令中与包括可选交换结构设备在内的其他元件协作。版权所有（C）2006，JPO＆NCIPI

8. 发明专利

JP2002016623A METHOD AND SYSTEM FOR DOWNLOADING SOFTWARE MANAGING TREE IN NETWORK PROCESSING SYSTEM 失效
公开(公告)号：JP2002016623A
公开(公告)日：2002-01-18
申请号：JP2001104661
申请日：2001-04-03
申请人： IBM
发明人： CORL JR EVERETT ARTHUR , GALLO ANTHONY MATTEO , HARIHARAN SEETA , VERRILLI COLIN BEATON
IPC分类号： H04L12/56 , G06F9/00 , G06F9/44 , G06F9/445 , G06F15/173 , H04L12/24 , H04L12/46 , H04L29/06 , H04L29/08 , H04L29/14 , H04Q3/00
摘要： PROBLEM TO BE SOLVED: To provide a method and a system for updating a software managing tree(SMT) so as not to disturb protocol processing. SOLUTION: Concerning the method and the system for downloading the SMT in a network processing system, a frame sorter can be dynamically updated while maintaining suitable network protocol processing. The network processing system is provided with a general processor to be operated as a control point processor and plural network processors. The new SMT is composed of an application on the control point processor and downloaded to one or plural network processors. The new SMT is not overwritten on the existent SMT but located at an individual memory position accessible for the network processor. Next, an active tree pointer is changed to transfer control to the new SMT.

9. 发明专利

CZ20021780A3 Process and system for controlling transmission of packets in computer networks 未知
公开(公告)号：CZ20021780A3
公开(公告)日：2002-10-16
申请号：CZ20021780
申请日：2000-11-21
申请人： IBM , IBM UK
发明人： AYDEMIR METIN , BASS BRIAN MITCHELL , JEFFRIES CLARK DEBS , ROVNER SONIA KIANG , SIEGEL MICHAEL STEVEN , GALLO ANTHONY MATTEO , GORTI BRAHMANAND KUMAR , HEDDES MARCO
IPC分类号： H04L47/30 , H04L29/06 , G06F15/16
摘要： Methods, apparatus and program products for controlling a flow of a plurality of packets in a computer network are disclosed. The computer network includes a device defining a queue. The methods, apparatus and program products include determining a queue level for the queue and determining an offered rate of the plurality of packets to the queue. They also include controlling a transmission fraction of the plurality of packets to or from the queue, based on the queue level, the offered rate and a previous value of the transmission fraction so that the transmission fraction and the queue level are critically damped if the queue level is between at least a first queue level and a second queue level. Several embodiments are disclosed in which various techniques are used to determine the manner of the control.

10. 发明专利

AU1406901A Method and system for controlling transmission of packets in computer networks 未知
公开(公告)号：AU1406901A
公开(公告)日：2001-06-04
申请号：AU1406901
申请日：2000-11-21
申请人： IBM , IBM UK
发明人： AYDEMIR METIN , BASS BRIAN MITCHELL , JEFFRIES CLARK DEBS , ROVNER SONIA KIANG , SIEGEL MICHAEL STEVEN , GALLO ANTHONY MATTEO , GORTI BRAHMANAND KUMAR , HEDDES MARCO
IPC分类号： H04L47/30 , H04L29/06 , H04L12/56
摘要： Methods, apparatus and program products for controlling a flow of a plurality of packets in a computer network are disclosed. The computer network includes a device defining a queue. The methods, apparatus and program products include determining a queue level for the queue and determining an offered rate of the plurality of packets to the queue. They also include controlling a transmission fraction of the plurality of packets to or from the queue, based on the queue level, the offered rate and a previous value of the transmission fraction so that the transmission fraction and the queue level are critically damped if the queue level is between at least a first queue level and a second queue level. Several embodiments are disclosed in which various techniques are used to determine the manner of the control.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式