专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08341587B2 Method of managing process factors that influence electrical properties of printed circuit boards 有权
标题翻译：管理影响印刷电路板电气特性的工艺因素的方法
公开(公告)号：US08341587B2
公开(公告)日：2012-12-25
申请号：US13092966
申请日：2011-04-24
申请人： Hsiao-Yun Su , Ying-Tso Lai , Cheng-Hsien Lee
发明人： Hsiao-Yun Su , Ying-Tso Lai , Cheng-Hsien Lee
IPC分类号： G06F17/50
CPC分类号： G06F17/5068 , G06F2217/10
摘要： In a method of managing process factors that influence electrical properties of printed circuit boards (PCBs), n process factors are arranged in an order according to different influence to one kind of electrical property of the PCBs. The different influence is determined by first experiments designed using the Taguchi method. M process factors that have important influence to the electrical property are obtained from the n process factors according to the order to design second experiments. A computing formula for the electrical property is fitted using the m process factors according to simulated results of the second experiments, and a variation range of each of the m process factors is computed according to the computing formula.
摘要翻译：在管理影响印刷电路板（PCB）的电性能的工艺因素的方法中，根据对PCB的一种电性能的不同影响，n个工艺因素按顺序排列。不同的影响由使用田口方法设计的第一个实验确定。对电性能有重要影响的M个工艺因素根据设计第二个实验的顺序从n个工艺因素中获得。根据第二次实验的模拟结果，使用m个工艺因子拟合电性能的计算公式，并根据计算公式计算每个m个工艺因子的变化范围。

2. 发明授权

US08283994B2 Differential signal transmission device 失效
标题翻译：差分信号传输装置
公开(公告)号：US08283994B2
公开(公告)日：2012-10-09
申请号：US12560445
申请日：2009-09-16
申请人： Shou-Kuo Hsu , Cheng-Hsien Lee , Ying-Tso Lai , Hsiao-Yun Su , Jia-Chi Chen
发明人： Shou-Kuo Hsu , Cheng-Hsien Lee , Ying-Tso Lai , Hsiao-Yun Su , Jia-Chi Chen
IPC分类号： H03H7/38
CPC分类号： H04L25/0272
摘要： A differential signal transmission device transmits N differential signal pairs from a differential signal generator to a number of receiving terminals. The N differential signal pairs include N positive signals and N negative signals. The N positive signals are clustered at a first positive clustering point. The first positive clustering point is connected to a second positive clustering point via a first matching resistor. The second positive clustering point is grounded via a first grounding resistor, and outputs a number of positive signals to the number of receiving terminals respectively. The N negative signals are clustered at a first negative clustering point. The first negative clustering point is connected to a second negative clustering point via a second matching resistor. The second negative signal clustering point is grounded via a second grounding resistor, and outputs a number of negative signals to the number of receiving terminals respectively.
摘要翻译：差分信号传输装置将差分信号发生器的N个差分信号对发送到多个接收终端。 N个差分信号对包括N个正信号和N个负信号。 N个正信号聚集在第一个正聚类点。第一正聚集点通过第一匹配电阻连接到第二正聚集点。第二个正聚集点通过第一接地电阻接地，并分别输出多个正信号到接收端的数量。 N个负信号聚集在第一个负聚类点。第一负聚集点通过第二匹配电阻器连接到第二负聚集点。第二负信号聚簇点通过第二接地电阻接地，并分别输出多个负信号至接收端数。

3. 发明授权

US08266574B2 Method of optimizing parameters of electronic components on printed circuit boards 失效
标题翻译：优化印刷电路板上电子元器件参数的方法
公开(公告)号：US08266574B2
公开(公告)日：2012-09-11
申请号：US13094807
申请日：2011-04-26
申请人： Hsiao-Yun Su , Ying-Tso Lai , Cheng-Hsien Lee
发明人： Hsiao-Yun Su , Ying-Tso Lai , Cheng-Hsien Lee
IPC分类号： G06F17/50
CPC分类号： G06F17/505 , G06F17/5036 , G06F17/5068 , G06F2217/08
摘要： In a method of optimizing parameters of electronic components on printed circuit boards (PCBs), a first experiment table for m variables of one type of parameter of P electronic components on a PCB is designed using n values of each variable and the RSM. P EHs of each first experiment are obtained by simulating, and P EH empirical formulas are computed according to the P EHs. A second experiment table for the m variables is designed using n′ values of each variable and the full factorial design, and P EHs of each second experiment are computed using the P EH empirical formulas. Experiments, all the P EHs of which are greater than 1, are filtered from the second experiment tables, and an average EH of each filtered experiment is computed to pick an experiment the average EH of which is the greatest. The values of the m variables in the picked experiment are considered as optimized.
摘要翻译：在印刷电路板（PCB）上优化电子部件参数的方法中，使用每个变量和RSM的n个值设计PCB上P电子部件的一种类型参数的m个变量的第一个实验表。通过模拟获得每个第一个实验的P EH，并且根据P EH计算P EH经验公式。使用每个变量的n'值和全因子设计设计m个变量的第二个实验表，并且使用P EH经验公式计算每个第二个实验的P EH。从第二个实验表中筛选出所有P EH大于1的实验，并计算每个滤波实验的平均EH，以选择其平均EH最大的实验。所选实验中的m个变量的值被认为是优化的。

4. 发明授权

US08547819B2 Computing device and crosstalk information detection method 失效
标题翻译：计算设备和串扰信息检测方法
公开(公告)号：US08547819B2
公开(公告)日：2013-10-01
申请号：US12961906
申请日：2010-12-07
申请人： Ying-Tso Lai , Shi-Piao Luo , Cheng-Hsien Lee
发明人： Ying-Tso Lai , Shi-Piao Luo , Cheng-Hsien Lee
IPC分类号： H04J1/12
CPC分类号： G06F17/5081 , G06F2217/82
摘要： A computing device and a method reads a circuit board layout file from a storage device, and selects a first signal transmission line from circuit board layout file as a target line. The computing device and method computes a distance between the target line and the aggressor line corresponding to each unit sample length. If the distance is more than or equal to a height of a sample region, the computing device and method defines the height of the sample region as a crosstalk space between the target line and the aggressor line corresponding to a unit sample length. Otherwise, if the distance is less than the height of the sample region, the computing device and method defines the distance as the crosstalk space between the target line and the aggressor line corresponding to the unit sample length.
摘要翻译：计算装置和方法从存储装置读取电路板布局文件，并从电路板布局文件中选择第一信号传输线作为目标线。计算装置和方法计算目标线与对应于每个单位样本长度的侵略线之间的距离。如果距离大于或等于样本区域的高度，则计算设备和方法将样本区域的高度定义为目标线与对应于单位样本长度的侵略线之间的串扰空间。否则，如果距离小于样本区域的高度，则计算装置和方法将该距离定义为对应于单位样本长度的目标线与侵略线之间的串扰空间。

5. 发明授权

US08406005B2 Printed circuit board 有权
标题翻译：印刷电路板
公开(公告)号：US08406005B2
公开(公告)日：2013-03-26
申请号：US13050954
申请日：2011-03-18
申请人： Hsiao-Yun Su , Yung-Chieh Chen , Cheng-Hsien Lee
发明人： Hsiao-Yun Su , Yung-Chieh Chen , Cheng-Hsien Lee
IPC分类号： H05K7/10 , H05K7/12
CPC分类号： H05K1/0245 , H05K1/0251 , H05K2201/09718
摘要： A printed circuit board includes first and second transmission lines connected to a first high speed differential signal control chip, third and fourth transmission lines connected to a second high speed differential signal control chip, and fifth and sixth transmission lines connected to a connector pad. To have the first high speed differential signal control chip communicate with the connector pad, the first transmission line is connected to the fifth transmission line through a first connection component, and the second transmission line is connected to the sixth transmission line through a second connection component. To have the second speed differential signal control chip communicate with the connector pad, the third transmission line is connected to the fifth transmission line through the first connection component, and the fourth transmission line is connected to the sixth transmission line through the second connection component.
摘要翻译：印刷电路板包括连接到第一高速差分信号控制芯片的第一和第二传输线，连接到第二高速差分信号控制芯片的第三和第四传输线以及连接到连接器焊盘的第五和第六传输线。为了使第一高速差分信号控制芯片与连接器焊盘通信，第一传输线通过第一连接部件连接到第五传输线，并且第二传输线通过第二连接部件连接到第六传输线。为了使第二速度差分信号控制芯片与连接器焊盘通信，第三传输线通过第一连接部件连接到第五传输线，并且第四传输线通过第二连接部件连接到第六传输线。

6. 发明授权

US08283574B2 Printed circuit board with compound via 失效
标题翻译：印刷电路板与复合通孔
公开(公告)号：US08283574B2
公开(公告)日：2012-10-09
申请号：US13031617
申请日：2011-02-22
申请人： Yung-Chieh Chen , Cheng-Hsien Lee , Po-Chuan Hsieh , Shou-Kuo Hsu , Shin-Ting Yen , Dan-Chen Wu , Jia-Chi Chen
发明人： Yung-Chieh Chen , Cheng-Hsien Lee , Po-Chuan Hsieh , Shou-Kuo Hsu , Shin-Ting Yen , Dan-Chen Wu , Jia-Chi Chen
IPC分类号： H05K1/11
CPC分类号： H05K1/0251 , H05K1/0225 , H05K1/0295 , H05K1/0298 , H05K1/113
摘要： A printed circuit board (PCB) with compound via includes a substrate and a pair of through holes passing through the substrate. The substrate includes a signal layer which is the top layer of the substrate, a first reference layer adjacent to the signal layer, and a second reference layer not adjacent to the signal layer. A first and a second pair of pads are mounted on the signal layer. Each of the through holes extends through the first pair of pads such that the through hole and the first pair of pads jointly form a compound via. A first reserved opening is formed on the first reference layer and corresponds to the first and the second pair of pads and the compound via. A second reserved opening is formed on the second reference layer and surrounds the through hole thereon.
摘要翻译：具有复合通孔的印刷电路板（PCB）包括基板和穿过基板的一对通孔。衬底包括作为衬底的顶层的信号层，与信号层相邻的第一参考层和不与信号层相邻的第二参考层。第一和第二对焊盘安装在信号层上。每个通孔延伸穿过第一对垫，使得通孔和第一对垫共同形成复合通孔。第一保留开口形成在第一参考层上，并且对应于第一和第二对焊盘和复合通孔。第二保留开口形成在第二参考层上并围绕其上的通孔。

7. 发明授权

US08253031B2 Printed circuit board 失效
标题翻译：印刷电路板
公开(公告)号：US08253031B2
公开(公告)日：2012-08-28
申请号：US12633653
申请日：2009-12-08
申请人： Yung-Chieh Chen , Cheng-Hsien Lee , Shou-Kuo Hsu , Shen-Chun Li , Hsien-Chuan Liang , Shin-Ting Yen
发明人： Yung-Chieh Chen , Cheng-Hsien Lee , Shou-Kuo Hsu , Shen-Chun Li , Hsien-Chuan Liang , Shin-Ting Yen
IPC分类号： H05K1/11
CPC分类号： H05K1/0295 , H05K1/0239 , H05K1/0245 , H05K1/029 , H05K3/222 , H05K2201/09481 , H05K2201/09636 , H05K2201/10015 , H05K2201/10189 , H05K2201/10636 , Y02P70/611
摘要： A printed circuit board can support different connectors by selectively setting connection components on the printed circuit board without changing wiring of transmission lines or making new vias in the printed circuit board.
摘要翻译：印刷电路板可以通过选择性地设置印刷电路板上的连接部件来支持不同的连接器，而不改变传输线的接线或在印刷电路板中形成新的通孔。

8. 发明授权

US08571846B2 Electronic device and method of generating composite electrical signals 有权
标题翻译：电子装置及其生成复合电信号的方法
公开(公告)号：US08571846B2
公开(公告)日：2013-10-29
申请号：US12978417
申请日：2010-12-24
申请人： Cheng-Hsien Lee , Shou-Kuo Hsu
发明人： Cheng-Hsien Lee , Shou-Kuo Hsu
IPC分类号： G06F17/50
CPC分类号： G06F17/5036
摘要： In an electronic device and a method of generating composite electrical signals, a plurality of post-processing software is installed. An output file, which comprises times and voltages of data points that represent an electrical signal, of an electronic circuit simulation software is loaded, and is read using the installed post-processing software. A time interval of outputs of the electrical signal is obtained by selecting an output type of the electrical signal. The worst bit combination of outputs of the electrical signal is analyzed according to the times, the voltage, and the time interval, and a composite electrical signal is generated according to the worst bit combination.
摘要翻译：在电子设备和产生复合电信号的方法中，安装了多个后处理软件。加载电子电路仿真软件的包括代表电信号的数据点的时间和电压的输出文件，并使用安装的后处理软件进行读取。通过选择电信号的输出类型来获得电信号的输出的时间间隔。根据时间，电压和时间间隔分析电信号输出的最差位组合，并根据最差位组合生成复合电信号。

9. 发明授权

US08489379B2 Equivalent circuit simulation system and method for HSPICE 有权
标题翻译： HSPICE等效电路仿真系统及方法
公开(公告)号：US08489379B2
公开(公告)日：2013-07-16
申请号：US12962838
申请日：2010-12-08
申请人： Wen-Laing Tseng , Cheng-Hsien Lee , Shen-Chun Li , Yu-Chang Pai , Shou-Kuo Hsu
发明人： Wen-Laing Tseng , Cheng-Hsien Lee , Shen-Chun Li , Yu-Chang Pai , Shou-Kuo Hsu
IPC分类号： G06F17/50 , G06F7/60 , G06F17/10
CPC分类号： G06F17/5036 , G06F17/509
摘要： A simulation system and method for generating equivalent circuits compatible with HSPICE reads data corresponding to N-port network system format in a storage device, and obtains S-parameter matrixes from the N-port network system. S-parameters in the S-parameter matrix that satisfy passivity are checked, and an interpolation algorithm to supplement S-parameters with passivity when some S-parameters not satisfy passivity is performed. Numbers of pole-residue, times for recursion and a tolerant system error of a rational function are generated for determining S-parameters. A rational function matrix composed of S-parameters is generated by performing a vector fitting algorithm, and an equivalent circuit is generated compatible with HSPICE format based on the generated rational function matrix.
摘要翻译：用于产生与HSPICE兼容的等效电路的仿真系统和方法在存储设备中读取对应于N端口网络系统格式的数据，并且从N端口网络系统获得S参数矩阵。检查满足被动性的S参数矩阵中的S参数，并且执行当某些S参数不满足被动时的用于补充具有被动性的S参数的插值算法。产生极点残差数，递归次数和合理函数的容错系统误差，用于确定S参数。通过执行向量拟合算法生成由S参数组成的合理函数矩阵，并且基于生成的有理函数矩阵生成与HSPICE格式兼容的等效电路。

10. 发明授权

US08468490B2 Electronic device and method for checking layout of printed circuit board 失效
标题翻译：用于检查印刷电路板布局的电子装置和方法
公开(公告)号：US08468490B2
公开(公告)日：2013-06-18
申请号：US13315291
申请日：2011-12-09
申请人： Dan-Chen Wu , Shou-Kuo Hsu , Cheng-Hsien Lee , Chun-Jen Chen
发明人： Dan-Chen Wu , Shou-Kuo Hsu , Cheng-Hsien Lee , Chun-Jen Chen
IPC分类号： G06F17/50
CPC分类号： G06F17/5081
摘要： In a method for checking layout of a printed circuit board (PCB) using an electronic device, a power line is selected from a layout diagram of the PCB. The method searches for one or more signal lines which are overlapping with the selected power line from the layout diagram of the PCB. The method further locates attribute data of the searched signal lines and the selected power line in the layout diagram of the PCB, and displays the attribute data of the searched signal lines and the selected power line on a display device of the electronic device.
摘要翻译：在使用电子设备检查印刷电路板（PCB）的布局的方法中，从PCB的布局图中选择电力线。该方法从PCB的布局图搜索与所选择的电力线重叠的一条或多条信号线。该方法进一步在PCB的布局图中定位搜索到的信号线和所选电力线的属性数据，并将所搜索的信号线和所选电力线的属性数据显示在电子设备的显示装置上。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式