专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明专利

JP2008033434A Method and program for controlling job of digital processor 审中-公开
标题翻译：用于控制数字处理器工作的方法和程序
公开(公告)号：JP2008033434A
公开(公告)日：2008-02-14
申请号：JP2006203599
申请日：2006-07-26
申请人： Hitachi Ltd , 株式会社日立製作所
发明人： WATABIKI TAKAHISA , HASEGAWA NAOTO , OGAWA YOICHI , TATE SEIJI , OKABE YASUHIRO
IPC分类号： G06F9/48
摘要： PROBLEM TO BE SOLVED: To ensure the execution of a control job that is executed at a set time cycle. SOLUTION: In addition to a job start reserving process for reserving the start of each job at a preset time cycle, an additional job start reserving process is provided for additionally reserving the start of the job if the next start of the job is reserved at the preset time cycle, either prior to the start of the job reserved in the job start reserving process or during the execution of the job. In a job management process, the jobs reserved in the job start reserving process or the additional job start reserving process are executed in a preset priority. COPYRIGHT: (C)2008,JPO&INPIT
摘要翻译：要解决的问题：确保执行在设定的时间周期执行的控制作业。
解决方案：除了在预设时间周期保留每个作业的开始的作业开始保留处理之外，还提供了另外的作业开始保留处理，用于在下次启动作业时额外保留作业的开始在作业开始保留过程中保留的作业开始之前或执行作业期间，以预设的时间周期保留。在作业管理过程中，在作业开始保留处理中保留的作业或附加作业开始保留处理以预设优先级执行。版权所有（C）2008，JPO＆INPIT

2. 发明专利

JP2009148071A Electronic control device 有权
标题翻译：电子控制装置
公开(公告)号：JP2009148071A
公开(公告)日：2009-07-02
申请号：JP2007322527
申请日：2007-12-13
申请人： Hitachi Ltd , 株式会社日立製作所
发明人： KOBAYASHI MAKOTO , WATABIKI TAKAHISA , OKUBO SATOSHI , MAYUZUMI TAKUYA , ETO DAISUKE
IPC分类号： H02J1/00 , B60R16/02 , B60R16/033 , F02D45/00 , G04G19/02
摘要： PROBLEM TO BE SOLVED: To provide an electronic control device for attaining lower power consumption. SOLUTION: This electronic control device includes a power supply switch circuit before a power voltage Vos which is always output from a power circuit is supplied to a timer IC and is configured such that the power supply switch circuit is turned on or off by operation from a microcomputer to control supply/shut-down of electric power to the timer IC. Even if the power supply switch circuit shuts down power supply to the microcomputer and an on or off request to the power supply switch circuit is not output from the microcomputer, the power supply switch circuit continuously maintains an on or off state by a self-feedback voltage in the power supply switch circuit. COPYRIGHT: (C)2009,JPO&INPIT
摘要翻译：要解决的问题：提供一种用于实现更低功耗的电子控制装置。解决方案：该电子控制装置在从电源电路总是输出的电源电压Vos被提供给定时器IC之前包括电源开关电路，并且被配置为使得电源开关电路通过从微型计算机操作以控制定时器IC的电力供应/停机。即使电源开关电路关闭微型计算机的电源，并且不从微型计算机输出对电源开关电路的接通或关闭请求，电源开关电路通过自反馈连续地保持接通或断开状态电源开关电路中的电压。版权所有（C）2009，JPO＆INPIT

3. 发明专利

JP2010068419A A/d conversion controller for internal combustion engine 有权
标题翻译：用于内燃机的A / D转换控制器
公开(公告)号：JP2010068419A
公开(公告)日：2010-03-25
申请号：JP2008234958
申请日：2008-09-12
申请人： Hitachi Ltd , 株式会社日立製作所
发明人： WATABIKI TAKAHISA , OKUBO SATOSHI , KOBAYASHI MAKOTO , TATSUMI MOTOKI
IPC分类号： H03M1/12 , F02D45/00
摘要： PROBLEM TO BE SOLVED: To provide an A/D conversion controller which reduces processing time required for A/D conversion in a controller that A/D-converts a plurality of analog signals.
SOLUTION: A microcomputer containing a plurality of independent A/D converters having the same performance for A/D conversion time is configured to assign a plurality of analog signals to different A/D converters when the analog signals are simultaneously A/D converted at a certain timing, and simultaneously start the A/D converters, so that multiple signals are A/D converted in the time required for one A/D conversion operation, thereby reducing the processing time.
COPYRIGHT: (C)2010,JPO&INPIT
摘要翻译：要解决的问题：提供一种A / D转换控制器，其减少在对多个模拟信号进行A / D转换的控制器中A / D转换所需的处理时间。解决方案：包含具有与A / D转换时间相同性能的多个独立A / D转换器的微计算机被配置为当模拟信号同时为A / D时将多个模拟信号分配给不同的A / D转换器在一定时刻转换，同时启动A / D转换器，使得多个信号在一次A / D转换操作所需的时间内进行A / D转换，从而缩短了处理时间。版权所有（C）2010，JPO＆INPIT

4. 发明专利

JP2006260421A Clock abnormality monitoring method and device 审中-公开
标题翻译：时钟异常监测方法和装置
公开(公告)号：JP2006260421A
公开(公告)日：2006-09-28
申请号：JP2005079824
申请日：2005-03-18
申请人： Hitachi Ltd , 株式会社日立製作所
发明人： WATABIKI TAKAHISA , HASHIMOTO KENJI , OGAWA YOICHI , TAKITA AKIYOSHI , KAWASAKI SEIICHI , TATE SEIJI , OKABE YASUHIRO , TAMURA KUNIHIRO
IPC分类号： G06F1/04
摘要： PROBLEM TO BE SOLVED: To monitor the presence/absence of abnormality in a clock for a program of a microcomputer.
SOLUTION: The time required for executing a wait time generation program, that is, a predetermined value of wait time is obtained. Subsequently, the wait time generation program is executed to measure the actually taken time, that is, the actual value of the wait time. In the case where the actual value of the wait time is larger than the predetermined value of the wait time, a program clock is determined to be abnormal.
COPYRIGHT: (C)2006,JPO&NCIPI
摘要翻译：要解决的问题：监视微计算机的程序的时钟中是否存在异常。解决方案：获得执行等待时间生成程序所需的时间，即等待时间的预定值。随后，执行等待时间生成程序以测量实际花费的时间，即等待时间的实际值。在等待时间的实际值大于等待时间的预定值的情况下，程序时钟被确定为异常。版权所有（C）2006，JPO＆NCIPI

5. 发明专利

JP2006113985A Data rewrite method for electronic control apparatus 有权
标题翻译：电子控制装置的数据雷击方法
公开(公告)号：JP2006113985A
公开(公告)日：2006-04-27
申请号：JP2004303466
申请日：2004-10-18
申请人： Hitachi Ltd , Nissan Motor Co Ltd , 日産自動車株式会社 , 株式会社日立製作所
发明人： SHOBU YUTAKA , SOEDA SHIGEKI , HASHIMOTO KENJI , KAWASAKI SEIICHI , WATABIKI TAKAHISA , OGAWA YOICHI , TAKITA AKIYOSHI , TAMURA KUNIHIRO
IPC分类号： G06F21/24 , G06F11/00 , G06F11/14
摘要： PROBLEM TO BE SOLVED: To provide a data rewrite method for storage devices, which can write the same data as that which has been failed to be written when rewriting after write failure. SOLUTION: Identification data to identify the relations between control data originally written in a flash memory 3 and that to be newly written is written into an identification ID area 3c assigned in the head of the outside of a loader area 3a which is used to make communication data to reside in a storage area of the flash memory 3. Thereby, if a communication error occurs, the possibility that identification data has been successfully written is high. Therefore, when rewriting, it is determined that identification data on the flash memory 3 matches that for data to be newly written and data stored in the flash memory 3 is deleted to rewrite new data, so that the same data as that which has been failed to be written can be written. COPYRIGHT: (C)2006,JPO&NCIPI
摘要翻译：要解决的问题：提供用于存储设备的数据重写方法，其可以在写入失败后重写时写入与未写入的数据相同的数据。解决方案：用于识别最初写入闪速存储器3的控制数据与要被新写入的控制数据之间的关系的识别数据被写入分配在使用的装载器区域3a的外部的头部中的识别ID区域3c中以使通信数据驻留在闪速存储器3的存储区域中。因此，如果发生通信错误，则识别数据已被成功写入的可能性高。因此，当重写时，确定闪存3上的识别数据与新写入的数据相匹配，并且删除存储在闪速存储器3中的数据以重写新数据，使得与已经失败的数据相同的数据要写的可以写。版权所有（C）2006，JPO＆NCIPI

6. 发明专利

JPH08312405A AIR-FUEL RATIO CONTROL DEVICE 失效
公开(公告)号：JPH08312405A
公开(公告)日：1996-11-26
申请号：JP12217295
申请日：1995-05-22
申请人： HITACHI LTD , HITACHI AUTOMOTIVE ENG
发明人： NONOMURA SHIGEYUKI , WATABIKI TAKAHISA
IPC分类号： F02M25/08 , F02D41/02 , F02D41/14 , F02D45/00
摘要： PURPOSE: To obtain a proper air-fuel ratio at the time of clamp of an air-fuel ratio feedback control of an engine in spite of a purge quantity of evaporated fuel by calculating a fixed value of a feedback control correction coefficient in a clamp means according to a purge concentration estimated result. CONSTITUTION: Fuel steam generated in an fuel tank 13, passing through a piping 46, is collected temporarily in a canister (fuel steam collection means) 40. The collected fuel is led to a canister purge valve (a collected fuel purge means) 41 during driving of an engine 1 and is purged to the engine 1, and its purge flow rate is made to be able to control by a control unit 30. In particular, there is provided a purge concentration estimating means which estimates fuel weight or concentrations in the gas purged in collecting fuel purge means 30, 41, and there is calculated a fixed value of a feedback control correction coefficient in a clamp means according to the purge concentration estimating result. Thereby, the air-fuel ratio A/F can be prevented from becoming rich excessively.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式