专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20100156450A1 Enabling higher operation speed and/or lower power consumption in a semiconductor integrated circuit device 审中-公开
标题翻译：在半导体集成电路器件中实现更高的操作速度和/或更低的功耗
公开(公告)号：US20100156450A1
公开(公告)日：2010-06-24
申请号：US12710992
申请日：2010-02-23
申请人： Hiroshi INADA , Akio Hirata
发明人： Hiroshi INADA , Akio Hirata
IPC分类号： G01R31/02
CPC分类号： H03K19/00384
摘要： A semiconductor integrated circuit device 100A includes: an integrated circuit body 106A having a plurality of MOSFETs on a semiconductor substrate; a plurality of elements 102A to be measured placed on the same substrate as the plurality of MOSFETs; a monitor circuit 105A for selecting an element to be measured whose measured parameter value is in a predetermined rank among the plurality of elements 102A to be measured as an element 101A to be measured for monitoring; and an operation parameter adjustment circuit 107 for adjusting an operation parameter 108 supplied to the integrated circuit body 106A based on the measured parameter 104A of the element to be measured for monitoring.
摘要翻译：半导体集成电路器件100A包括：在半导体衬底上具有多个MOSFET的集成电路体106A; 待测量的多个元件102A放置在与多个MOSFET相同的衬底上; 监视电路105A，用于选择要测量的多个要测量的元素102A中的测量参数值为预定等级的待测量元素作为待测量元素101A进行监测; 以及操作参数调整电路107，用于基于要测量的元件的测量参数104A来调整提供给集成电路体106A的操作参数108以进行监视。

2. 发明授权

US07710191B2 Enabling higher operation speed and/or lower power consumption in a semiconductor integrated circuit device 有权
公开(公告)号：US07710191B2
公开(公告)日：2010-05-04
申请号：US11907165
申请日：2007-10-10
申请人： Hiroshi Inada , Akio Hirata
发明人： Hiroshi Inada , Akio Hirata
IPC分类号： H03K3/01
CPC分类号： H03K19/00384
摘要： A semiconductor integrated circuit device 100A includes: an integrated circuit body 106A having a plurality of MOSFETs on a semiconductor substrate; a plurality of elements 102A to be measured placed on the same substrate as the plurality of MOSFETs; a monitor circuit 105A for selecting an element to be measured whose measured parameter value is in a predetermined rank among the plurality of elements 102A to be measured as an element 101A to be measured for monitoring; and an operation parameter adjustment circuit 107 for adjusting an operation parameter 108 supplied to the integrated circuit body 106A based on the measured parameter 104A of the element to be measured for monitoring.

3. 发明申请

US20080088356A1 Semiconductor integrated circuit device 有权
标题翻译：半导体集成电路器件
公开(公告)号：US20080088356A1
公开(公告)日：2008-04-17
申请号：US11907165
申请日：2007-10-10
申请人： Hiroshi Inada , Akio Hirata
发明人： Hiroshi Inada , Akio Hirata
IPC分类号： H03K19/003
CPC分类号： H03K19/00384
摘要： A semiconductor integrated circuit device 100A includes: an integrated circuit body 106A having a plurality of MOSFETs on a semiconductor substrate; a plurality of elements 102A to be measured placed on the same substrate as the plurality of MOSFETs; a monitor circuit 105A for selecting an element to be measured whose measured parameter value is in a predetermined rank among the plurality of elements 102A to be measured as an element 101A to be measured for monitoring; and an operation parameter adjustment circuit 107 for adjusting an operation parameter 108 supplied to the integrated circuit body 106A based on the measured parameter 104A of the element to be measured for monitoring.
摘要翻译：半导体集成电路器件100A包括：在半导体衬底上具有多个MOSFET的集成电路体106A; 待测量的多个元件102A放置在与多个MOSFET相同的衬底上; 监视电路105A，用于选择要测量的多个要测量的元素102A中的测量参数值在待测量的要素101A上的待测量元素作为待测量元素; 以及操作参数调整电路107，用于基于要测量的元件的测量参数104A来调整提供给集成电路体106A的操作参数108用于监视。

4. 发明申请

US20070226671A1 Apparatus and method of static timing analysis considering the within-die and die-to-die process variation 审中-公开
标题翻译：考虑到管芯内和管芯之间的工艺变化的静态时序分析的装置和方法
公开(公告)号：US20070226671A1
公开(公告)日：2007-09-27
申请号：US11723580
申请日：2007-03-21
申请人： Akio Hirata
发明人： Akio Hirata
IPC分类号： G06F17/50
CPC分类号： G06F17/5031
摘要： In a method and apparatus for designing semiconductor integrated circuit, a path delay information producing section produces path delay information by performing a static timing analysis based on delay information of a cell and subject circuit information. A correction table producing section calculates circuit-dependent delay variation for each combination of circuit parameter values based on variation information of an element, and stores the calculated circuit-dependent delay variation in a delay correction table. A statistical path delay producing section calculates the circuit parameters for a path based on the subject circuit information and the path delay information, obtains the corresponding circuit-dependent delay variation based on the circuit-dependent delay variation correction table, and calculates and outputs statistical path delay information based on the circuit-dependent delay variation and the corresponding path delay information. Thus, it is possible to obtain a value close to an actual path delay worst value with only a little addition of calculation time.
摘要翻译：在用于设计半导体集成电路的方法和装置中，路径延迟信息产生部分通过基于小区和被摄体电路信息的延迟信息执行静态时序分析来产生路径延迟信息。校正表生成部根据元件的变化信息对电路参数值的各组合计算电路相关的延迟变化，并将所计算的电路相关延迟变化存储在延迟校正表中。统计路径延迟产生部分基于目标电路信息和路径延迟信息计算路径的电路参数，基于电路相关延迟变化校正表获得相应的电路相关延迟变化，并计算并输出统计路径延迟信息基于电路相关的延迟变化和相应的路径延迟信息。因此，只需稍微增加计算时间即可获得接近实际路径延迟最差值的值。

5. 发明授权

US06853228B2 Flip-flop circuit 有权
标题翻译：触发电路
公开(公告)号：US06853228B2
公开(公告)日：2005-02-08
申请号：US10686597
申请日：2003-10-17
申请人： Akio Hirata , Masahiro Gion , Kazuyuki Nakanishi
发明人： Akio Hirata , Masahiro Gion , Kazuyuki Nakanishi
IPC分类号： H03K3/012 , H03K3/037
CPC分类号： H03K3/012 , H03K3/037
摘要： In a flip-flop circuit which includes an input section using a dynamic circuit and an output section using a static circuit and which captures data during a period of a pulse width shorter than a clock cycle, the number of transistors, circuit area and power consumption are reduced. In FIG. 1, an output signal of an inverter circuit INV1 constituting a latch circuit 2 connected to the output terminal of an input section 1 is used as an input signal of a control section 3. Thus, a control signal output from the control section 3 to the input section 1 is stabilized, thereby suppressing unnecessary operation of circuit elements and reducing unnecessary power consumption. In addition, the configuration of the control section 3 is simplified. As a result, the number of transistors constituting the circuit and the circuit area can be reduced.
摘要翻译：在包括使用动态电路的输入部分和使用静态电路的输出部分并且在短于时钟周期的脉冲宽度的周期内捕获数据的触发器电路中，晶体管数量，电路面积和功率消耗减少了在图如图1所示，构成与输入部1的输出端子连接的锁存电路2的反相器电路INV1的输出信号被用作控制部分3的输入信号。因此，从控制部分3输出到控制部分3的控制信号输入部分1稳定，从而抑制电路元件的不必要的操作并减少不必要的功耗。另外，简化了控制部3的结构。结果，可以减少构成电路的晶体管的数量和电路面积。

6. 发明授权

US06229722B1 Multiple inverter system 有权
标题翻译：多变频器系统
公开(公告)号：US06229722B1
公开(公告)日：2001-05-08
申请号：US09456317
申请日：1999-12-08
申请人： Kosaku Ichikawa , Akio Hirata , Kazuto Kawakami , Kazuhiro Satoh
发明人： Kosaku Ichikawa , Akio Hirata , Kazuto Kawakami , Kazuhiro Satoh
IPC分类号： H02M700
CPC分类号： H02M7/49 , H02M7/10 , H02M7/5395 , H02M2001/325
摘要： A multiple inverter system of the present invention is disclosed. It includes a plurality of input transformers having secondary windings and a plurality of unit inverter cells connected in series at n stages to compose respective phases and supply the electric power to a multiple phase load in combination with the input transformers. The input transformers have 3n sets of three-phase windings at the secondary side and the secondary windings of the transformers, which are out-of-phase at each phase, are connected to unit inverter cells of each phase at the n-th stages. Further, the present invention is provided with a bypass switch control to melt a fuse that is applicable to a unit inverter given with a circuit closing command by giving this circuit closing command to a bypass switch corresponding to applicable unit inverters in response to an operation abnormality detector and a DC abnormality detector.
摘要翻译：公开了本发明的多逆变器系统。它包括具有次级绕组的多个输入变压器和以n个级串联连接的多个单位反相器单元，以组成各个相，并将电力与输入变压器相结合地提供给多相负载。输入变压器在次级侧具有3n组三相绕组，并且在每相处于异相的变压器的次级绕组在第n级连接到各相的单元逆变器单元。此外，本发明提供了一种旁路开关控制，用于熔化适用于具有电路关闭命令的单元逆变器的保险丝，该电路关闭命令响应于操作异常向与可应用单元逆变器相对应的旁路开关给予该闭路指令检测器和直流异常检测器。

7. 发明授权

US4441148A Power converting device and a protection device for the same 失效
标题翻译：电力转换装置及其保护装置
公开(公告)号：US4441148A
公开(公告)日：1984-04-03
申请号：US347168
申请日：1982-02-09
申请人： Akio Hirata
发明人： Akio Hirata
IPC分类号： H02H7/12 , H02H7/122 , H02M1/00 , H02H7/125
CPC分类号： H02H7/1225 , H02H7/12
摘要： A power converting device including at least one power converting element, and a protection circuit monitoring the switching characteristics of the power converting element and for protecting the power converting element during switching thereof, including a first circuit coupled to detect a reverse voltage applied to the power converting element, a second circuit coupled to the first circuit for receiving the detected reverse voltage and for integrating the detected reverse voltage to produce a reverse voltage/time integral signal, and a third circuit coupled to receive the reverse voltage/time integral signal for producing a decision signal only when the amplitude of the reverse voltage/time integral signal exceeds a first prescribed value, the decision signal indicates that the power converting element is extinguished.
摘要翻译：一种功率转换装置，包括至少一个功率转换元件，以及保护电路，其监测功率转换元件的开关特性并用于在开关期间保护功率转换元件，包括耦合以检测施加到功率的反向电压的第一电路转换元件，耦合到第一电路的第二电路，用于接收所检测的反向电压，并用于积分所检测的反向电压以产生反向电压/时间积分信号;以及第三电路，耦合以接收反向电压/时间积分信号以产生判定信号仅在反向电压/时间积分信号的振幅超过第一规定值时，判定信号表示电力转换元件熄灭。

8. 发明申请

US20140044683A1 CELL FUSION PROMOTER AND UTILIZATION OF THE SAME 审中-公开
标题翻译：细胞融合促进剂及其利用
公开(公告)号：US20140044683A1
公开(公告)日：2014-02-13
申请号：US14022983
申请日：2013-09-10
申请人： Masafumi Kitakaze , Tetsuo Minamino , Akio Hirata
发明人： Masafumi Kitakaze , Tetsuo Minamino , Akio Hirata
IPC分类号： A61K35/12 , A61K31/7076
CPC分类号： A61K35/34 , A61K9/0019 , A61K9/19 , A61K31/7076 , A61K35/12 , A61K35/28 , A61L27/3804 , A61L27/3839 , A61L27/3895 , A61K2300/00
摘要： The present invention provides a regeneration promoter for regenerating tissue with the use of somatic stem cells. The invention also provides a cell fusion promoter comprising ATP or its metabolite which is safely usable in vivo, a method of producing fused cells in the presence of ATP or its metabolite and a related pharmaceutical composition for regenerating or improving the function of a tissue or an organ in a subject suffering from dysfunction or hypofunction due to injury or denaturation.
摘要翻译：本发明提供了使用体细胞干细胞再生组织的再生促进剂。本发明还提供了包含可在体内安全使用的ATP或其代谢物的细胞融合启动子，在ATP或其代谢物存在下产生融合细胞的方法和用于再生或改善组织或功能的功能的相关药物组合物患有由于损伤或变性引起的功能障碍或功能衰竭的受试者的器官。

9. 发明授权

US07336116B2 Clock supply circuit 有权
标题翻译：时钟供电电路
公开(公告)号：US07336116B2
公开(公告)日：2008-02-26
申请号：US11342568
申请日：2006-01-31
申请人： Akio Hirata , Takahiro Ichinomiya , Takashi Ando
发明人： Akio Hirata , Takahiro Ichinomiya , Takashi Ando
IPC分类号： G06F1/04 , H03K3/00
CPC分类号： G06F1/10
摘要： The clock supply circuit of the present invention comprises a plurality of clock supply paths and a clock gate circuit. The clock supply paths branch a clock signal and supply each of the branched clock signals to a plurality of sequential circuits via a buffer. The clock gate circuit is inserted at least to one of the clock supply paths, which lets through the clock signals when a control signal is in a first logic state and, when the control signal is in a second logic state, outputs an inversion signal of a logic level that is outputted in a previous occasion where the control signal in the second logic state is applied.
摘要翻译：本发明的时钟供给电路包括多个时钟供给路径和时钟门电路。时钟供应路径分支时钟信号，并且经由缓冲器将每个分支时钟信号提供给多个顺序电路。时钟门电路至少插入到时钟供给路径中的一个，当控制信号处于第一逻辑状态时，时钟供给路径通过时钟信号，并且当控制信号处于第二逻辑状态时，输出反相信号在施加第二逻辑状态的控制信号的前一时刻输出的逻辑电平。

10. 发明申请

US20060170479A1 Clock supply circuit 有权
标题翻译：时钟供电电路
公开(公告)号：US20060170479A1
公开(公告)日：2006-08-03
申请号：US11342568
申请日：2006-01-31
申请人： Akio Hirata , Takahiro Ichinomiya , Takashi Ando
发明人： Akio Hirata , Takahiro Ichinomiya , Takashi Ando
IPC分类号： G06F1/04
CPC分类号： G06F1/10
摘要： The clock supply circuit of the present invention comprises a plurality of clock supply paths and a clock gate circuit. The clock supply paths branch a clock signal and supply each of the branched clock signals to a plurality of sequential circuits via a buffer. The clock gate circuit is inserted at least to one of the clock supply paths, which lets through the clock signals when a control signal is in a first logic state and, when the control signal is in a second logic state, outputs an inversion signal of a logic level that is outputted in a previous occasion where the control signal in the second logic state is applied.
摘要翻译：本发明的时钟供给电路包括多个时钟供给路径和时钟门电路。时钟供应路径分支时钟信号，并且经由缓冲器将每个分支时钟信号提供给多个顺序电路。时钟门电路至少插入到时钟供给路径中的一个，当控制信号处于第一逻辑状态时，时钟供给路径通过时钟信号，并且当控制信号处于第二逻辑状态时，输出反相信号在施加第二逻辑状态的控制信号的前一时刻输出的逻辑电平。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式