会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Clamp circuit
    • 钳位电路
    • US06794921B2
    • 2004-09-21
    • US10616426
    • 2003-07-09
    • Hirofumi AbeHideaki IshiharaShinichi Noda
    • Hirofumi AbeHideaki IshiharaShinichi Noda
    • H03K508
    • H03K5/08
    • In the clamp circuit, the first transistor shifts a target clamp voltage by a gate-source voltage to output the target clamp voltage. The buffer circuit inputs the shifted voltage and output a reference voltage on the inputted shifted voltage. The gate of the second transistor is connected to the output terminal of the buffer circuit. The source of the second transistor is connected to the input terminal of the first transistor. In this structure, the reference voltage is supplied to the gate of the second transistor so that, when a terminal voltage of the input terminal of the IC is not less than a clamp voltage corresponding to the sum of the reference voltage and a threshold voltage of the second transistor, the second transistor turns on, whereby the terminal voltage is clamped to a clamp voltage related to the target clamp voltage.
    • 在钳位电路中,第一晶体管将目标钳位电压移位栅源电压以输出目标钳位电压。 缓冲电路输入移位电压,并输出输入的移位电压的参考电压。 第二晶体管的栅极连接到缓冲电路的输出端。 第二晶体管的源极连接到第一晶体管的输入端。 在该结构中,参考电压被提供给第二晶体管的栅极,使得当IC的输入端子的端电压不小于对应于参考电压和阈值电压之和的钳位电压时 第二晶体管,第二晶体管导通,由此端子电压被钳位到与目标钳位电压相关的钳位电压。
    • 3. 发明授权
    • Clamp circuit
    • 钳位电路
    • US06737905B1
    • 2004-05-18
    • US10374695
    • 2003-02-26
    • Shinichi NodaHideaki IshiharaAkira Suzuki
    • Shinichi NodaHideaki IshiharaAkira Suzuki
    • H03K508
    • H03K5/08G05F3/242
    • The clamp circuit clamps an input voltage at prescribed higher and lower clamp voltages which are stabilized under a temperature fluctuation. Transistors Q12 and Q14 are switched on in their linear region. In a lower voltage clamp circuit 18, an Vin detecting circuit 20 outputs Va1 by level-shifting Vin by Q13 and voltage-divides by series resistance circuit 23 the level-shifted Vin, while a reference voltage generating circuit 21 outputs Vr1 by level-shifting 0 V by Q15 and voltage-divides by series resistance circuit 25 the level-shifted voltage. Q11 is switched on, when a comparator 22 determines that Va1 descends and goes across Vr1. Here, Q12 is of the same characteristics as Q14, while Q13is of the same characteristics as Q15. Further, the resistance of the circuits 23 is the same as that of the circuit 25. The higher voltage clamp circuit 19 is similar to the circuit 18.
    • 钳位电路以在温度波动下稳定的规定的较高和较低钳位电压来钳位输入电压。 晶体管Q12和Q14在它们的线性区域中导通。 在较低电压钳位电路18中,Vin检测电路20通过电平移位Vin输出Va1,并通过串联电阻电路23对电平移位的Vin进行电压分压,而参考电压产生电路21通过电平移位输出Vr1 0 V由Q15和电压分压由串联电阻电路25的电平转换电压。 当比较器22确定Va1下降并经过Vr1时,Q11接通。 这里,Q12具有与Q14相同的特性,而Q13具有与Q15相同的特性。 此外,电路23的电阻与电路25的电阻相同。较高电压钳位电路19类似于电路18。
    • 9. 发明申请
    • BEHAVIORAL SYNTHESIZER SYSTEM, OPERATION SYNTHESIZING METHOD AND PROGRAM
    • 行为综​​合系统,操作合成方法和程序
    • US20070150844A1
    • 2007-06-28
    • US11615174
    • 2006-12-22
    • Shinichi Noda
    • Shinichi Noda
    • G06F17/50
    • G06F17/5045
    • The present invention is intended to realize a behavioral synthesis system which can synthesize behavioral without inline-expanding a callee function even if a pointer is passed to the callee function during a behavioral synthesis of a caller function. The behavioral synthesis system comprises language analyzing means for analyzing the behavioral-level description entered thereinto for conversion into an internal representation for behavioral synthesis, and for generating an internal representation indicative of a correspondence relationship between a pointer variable and a specific circuit entity when a pointer variable is converted into a specific circuit entity, based on a pointer type specification within the behavioral-level description, pointer-terminal converting means for converting a pointer variable in the internal representation generated by the language analyzing means into a set of a terminal and a condition section, based on a predefined conversion rule, and behavioral synthesizing means for performing behavioral synthesis processing for the internal representation from which the pointer variable has been removed by the pointer-terminal converting means to generate and supply a circuit description at low abstractness.
    • 本发明旨在实现即使在呼叫者功能的行为合成期间将指针传递到被叫方功能,也可以合成行为而不内联扩展被叫方功能的行为综合系统。 行为综​​合系统包括语言分析装置,用于分析输入到其中的行为级别描述以转换为用于行为合成的内部表示,并且用于当指针变量与指定电路实体之间生成表示指针变量与特定电路实体之间的对应关系的内部表示 变量根据行为级别描述中的指针类型指定转换成特定电路实体,指针终端转换装置,用于将由语言分析装置生成的内部表示中的指针变量转换成一组终端和 条件部分,以及行为合成装置,用于对指示符变换装置去除指针变量的内部表示执行行为合成处理,以低抽象生成和提供电路描述。