会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 6. 发明授权
    • System and method for controlling resonance frequency of film bulk acoustic resonator devices
    • 用于控制膜体声波谐振器装置的谐振频率的系统和方法
    • US07719389B2
    • 2010-05-18
    • US11836538
    • 2007-08-09
    • Hiroyuki ItoHasnain LakdawalaAshoke RaviKrishnamurthy Soumyanath
    • Hiroyuki ItoHasnain LakdawalaAshoke RaviKrishnamurthy Soumyanath
    • H03H3/04H03H9/02
    • H03H19/004H03H9/02007H03H2009/02204
    • Disclosed is a system and method for controlling a resonance frequency of a Film Bulk Acoustic Resonator (FBAR) device. The system includes at least one switching capacitor coupled to the FBAR device and a modulator. The at least one switching capacitor includes at least one capacitor and a switch configuration disposed in series with the FBAR device and the at least one capacitor, which is switch configuration capable of opening and closing connection of the at least one capacitor with the FBAR device. The modulator is coupled to the switch configuration, which generates a switching condition signal based on the manufacturing variation in the FBAR device and the environmental effects on the FBAR device. The switch configuration performs opening and closing of the connection of the at least one capacitor and the FBAR device based on the switching condition signal.
    • 公开了一种用于控制膜体声波谐振器(FBAR)装置的谐振频率的系统和方法。 该系统包括耦合到FBAR器件和调制器的至少一个开关电容器。 所述至少一个开关电容器包括至少一个电容器和与所述FBAR器件和所述至少一个电容器串联布置的开关配置,所述至少一个电容器是能够打开和关闭所述至少一个电容器与所述FBAR器件的连接的开关配置。 调制器耦合到开关配置,其根据FBAR器件的制造变化和对FBAR器件的环境影响产生开关条件信号。 开关配置基于开关条件信号来执行至少一个电容器和FBAR器件的连接的打开和闭合。
    • 9. 发明授权
    • Stochastic beating time-to-digital converter (TDC)
    • 随机抖动时间 - 数字转换器(TDC)
    • US08773182B1
    • 2014-07-08
    • US13756670
    • 2013-02-01
    • Ofir DeganiAshoke RaviHasnain LakdawalaRotem Banin
    • Ofir DeganiAshoke RaviHasnain LakdawalaRotem Banin
    • H03L7/06
    • H03L7/085G04F10/005H03L2207/50
    • A stochastic beating time-to-digital converter (TDC) can include triggered ring oscillator (TRO) and a stochastic TDC (sTDC). The TRO, when triggered by a reference signal edge, can generate a periodic TRO signal with a TRO period that is a selected ratio of a voltage-controlled oscillator (VCO) period. The TRO period can be greater than or less than the VCO period by the specified ratio. The sTDC with an event triggered memory can include an sTDC component with a plurality of groups of latches. Each group of latches can be configured to sample and store a VCO state at an edge of a TRO signal. The sTDC component can trigger a capture of a select number of VCO states of the group of latches when one latch in the group of latches transitions to a different digital state referred to as a transition edge.
    • 随机抖动时间 - 数字转换器(TDC)可以包括触发环形振荡器(TRO)和随机TDC(sTDC)。 当由参考信号沿触发时,TRO可以产生具有作为压控振荡器(VCO)周期的选定比率的TRO周期的周期性TRO信号。 TRO周期可以大于或小于VCO周期的指定比率。 具有事件触发的存储器的sTDC可以包括具有多组锁存器的sTDC组件。 每组锁存器可以配置为在TRO信号的边沿采样和存储VCO状态。 当锁存器组中的一个锁存器转变为被称为过渡沿的不同数字状态时,sTDC组件可以触发锁存器组的选定数量的VCO状态的捕获。
    • 10. 发明申请
    • RESISTOR-BASED SIGMA-DELTA DAC
    • 基于电阻的SIGMA-DELTA DAC
    • US20130271305A1
    • 2013-10-17
    • US13995156
    • 2011-09-30
    • Hyung Seok KimYee W. LiAshoke RaviHasnain Lakdawala
    • Hyung Seok KimYee W. LiAshoke RaviHasnain Lakdawala
    • H03M3/00H03M1/78
    • H03M3/50G09G3/3688H03M1/00H03M1/0863H03M1/12H03M1/747H03M1/785H03M1/808H03M3/30H03M3/502
    • An inverter-driven resistor-ladder digital-to-analog (DAC) converter includes a resistor-ladder network that comprises a resistor for each bit signal of a multi-bit input signal. Each resistor of the resistor-ladder network comprises an input end and an output end. The input end of each resistor is coupled to a corresponding bit signal of the multi-bit input signal, and the output end of each resistor is coupled to an output node of the resistor-ladder network. An output voltage is generated at the output node that is based on the multi-bit input signal. In one exemplary embodiment, the multi-bit input signal is a sigma-delta (ΣΔ) modulated multi-bit input signal. In another exemplary embodiment, resistance values of the resistors of the resistor-ladder network are related by a binary weighting. In still another exemplary embodiment, resistance values of the resistors of the resistor-ladder network are substantially equal.
    • 逆变器驱动的电阻梯形数模(DAC)转换器包括一个电阻梯形网络,包括一个多位输入信号的每个位信号的电阻。 电阻梯形网络的每个电阻器包括输入端和输出端。 每个电阻器的输入端耦合到多位输入信号的对应位信号,并且每个电阻器的输出端耦合到电阻梯形网络的输出节点。 在输出节点处产生基于多位输入信号的输出电压。 在一个示例性实施例中,多位输入信号是Σ-Δ(SigmaDelta)调制的多位输入信号。 在另一示例性实施例中,电阻梯形网络的电阻器的电阻值通过二进制加权相关。 在又一示例性实施例中,电阻梯形网络的电阻器的电阻值基本相等。