专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5132642A PLL using asynchronously resettable divider to reduce lock time 失效
标题翻译： PLL使用异步可复位分频器来减少锁定时间
公开(公告)号：US5132642A
公开(公告)日：1992-07-21
申请号：US771593
申请日：1991-10-04
申请人： Harry D. Bush , Paul J. Weber
发明人： Harry D. Bush , Paul J. Weber
IPC分类号： H03J1/00 , H03K5/26 , H03K21/38 , H03K23/66 , H03L7/089 , H03L7/191 , H03L7/193 , H03L7/199
CPC分类号： H03J1/005 , H03K21/38 , H03K23/667 , H03K5/26 , H03L7/0891 , H03L7/191 , H03L7/193 , H03L7/199
摘要： An asynchronously resettable counter/divider (25) in a phase-locked loop (PLL) for a frequency synthesizer (12) reduces the lock-up time for the PLL by resetting the resettable counter/divider when the phase difference between the output signal from a VCO (20, 21) and a low frequency reference signal (30) exceeds a predetermined value.
摘要翻译：用于频率合成器（12）的锁相环（PLL）中的异步可复位计数器/分频器（25）通过在来自 VCO（20,21）和低频参考信号（30）超过预定值。

2. 发明授权

US4988943A VSWR meter arrangement with a display output having a linear scale 失效
标题翻译：具有线性刻度的显示输出的VSWR仪表布置
公开(公告)号：US4988943A
公开(公告)日：1991-01-29
申请号：US398693
申请日：1989-08-25
申请人： Harry D. Bush
发明人： Harry D. Bush
IPC分类号： G01R27/06
CPC分类号： G01R27/06
摘要： A VSWR meter arrangement with a linear scale. The VSWR display is made linear by inputting the V.sub.forward and V.sub.reverse signals to a first op amp-based circuit to provide a first output=K(V.sub.f -V.sub.r). The signals are also input to a second op amp-based circuit to provide a second output=V.sub.f +V.sub.r. The first output is then coupled to the V.sub.reference input of a conventional voltmeter. The second output is then coupled to the V.sub.signal input of the voltmeter. The voltmeter's display output will then indicate the VSWR as a linear percentage of scale.
摘要翻译：具有线性刻度的VSWR仪表布置。通过将Vforward和Vreverse信号输入到第一运算放大器电路以提供第一输出= K（Vf-Vr），使VSWR显示为线性。信号也被输入到第二运算放大器电路以提供第二输出= Vf + Vr。然后将第一输出端耦合到常规电压表的V参考输入端。然后将第二输出耦合到电压表的Vsignal输入。电压表的显示输出将指示VSWR为刻度的线性百分比。

3. 发明授权

US5621756A Method super-regenerative transceiver, and computer system for providing short range communication with reduced current drain 失效
标题翻译：方法超级再生收发器和计算机系统，用于提供短距离通信，减少电流消耗
公开(公告)号：US5621756A
公开(公告)日：1997-04-15
申请号：US380902
申请日：1995-01-30
申请人： Harry D. Bush , George N. Kotzamanis , James O. Tomaszewski
发明人： Harry D. Bush , George N. Kotzamanis , James O. Tomaszewski
IPC分类号： H04B1/16 , H04B1/38
CPC分类号： H04W52/028
摘要： The current invention is a method (100), super-regenerative transceiver (300), and computer system (500) for providing short range communication with reduced current drain. A control unit provides an amplifier "ON" pulse periodically to a radio frequency amplifier to allow reduced current drain. The radio frequency amplifier eliminates antenna effects in an input signal to provide an amplified input signal. The control unit also provides a receiver "ON" pulse to a super-regenerative receiver immediately following the amplifier "ON" pulse to allow reduced current drain. The super-regenerative receiver detects received data given the amplified input signal.
摘要翻译：本发明是一种用于以减少的电流消耗提供短距离通信的方法（100），超再生收发器（300）和计算机系统（500）。控制单元向射频放大器周期性地提供放大器“接通”脉冲以允许减少的电流消耗。射频放大器消除输入信号中的天线效应以提供放大的输入信号。控制单元还向放大器“ON”脉冲之后的超再生接收器提供接收器“ON”脉冲，以允许减少的电流消耗。超再生接收机检测给定放大输入信号的接收数据。

4. 发明授权

US4371598A Method for fabricating aligned patterns on the opposed surfaces of a transparent substrate 失效
标题翻译：在透明基板的相对表面上制造对准图案的方法
公开(公告)号：US4371598A
公开(公告)日：1983-02-01
申请号：US280593
申请日：1981-07-06
申请人： John W. Medernach , Ivan A. Novak , Harry D. Bush
发明人： John W. Medernach , Ivan A. Novak , Harry D. Bush
IPC分类号： G02F1/055 , G03F7/20 , G03F7/26 , H05K3/00 , C03C5/00
CPC分类号： H05K3/0082 , G02F1/0551 , G03F7/2022 , G03F7/26 , H05K2201/0108 , H05K2203/1572
摘要： A method is provided for fabricating substantially vertically aligned patterns of material on the opposed surfaces of a transparent substrate by employing a single external mask.
摘要翻译：提供一种通过采用单个外部掩模在透明基板的相对表面上制造基本垂直排列的材料图案的方法。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式