会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 9. 发明授权
    • Focusing optics for small spot optical metrology
    • 聚焦光学用于小光点光学测量
    • US07190460B2
    • 2007-03-13
    • US10695007
    • 2003-10-28
    • David Y. Wang
    • David Y. Wang
    • G01N21/47
    • G01N21/55G02B17/0615
    • A system for focusing broadband light within a reflectometer includes a concave spherical mirror for gathering light from the surface of a sample under inspection. The concave spherical mirror projects the received light to a convex spherical mirror. The combination of the two mirrors captures the light diverging from the sample and collimates the light into parallel rays. The light can then be passed through an aperture prior to entering a detector. Each of the two mirrors is fabricated as an off-axis section of a spherical mirror and positioned to form a partial Schwarzschild design without the associated problem of a central obscuration.
    • 用于将宽带光聚焦在反射计内的系统包括用于从被检查样品的表面收集光的凹球面镜。 凹球面镜将接收的光投射到凸球面镜。 两个镜子的组合捕获从样品发散的光并将光准直成平行光线。 然后可以在进入检测器之前将光通过孔。 两个反射镜中的每一个被制造为球面镜的离轴部分并且被定位成形成部分Schwarzschild设计,而没有相关的中心遮蔽问题。
    • 10. 发明授权
    • Method and apparatus for high-speed clock data recovery using low-speed circuits
    • 使用低速电路进行高速时钟数据恢复的方法和装置
    • US07020227B1
    • 2006-03-28
    • US10161116
    • 2002-05-31
    • David Y. WangJyn-Bang ShyuYu-Chi Cheng
    • David Y. WangJyn-Bang ShyuYu-Chi Cheng
    • H04L7/00
    • H04L7/0337H04L7/0025
    • A clock data recovery (CDR) circuit that can be used for recovering data from a high-speed serial transmission using components that operate at a fraction of the data speed. The CDR consists of a phase detector, an averaging circuit and a phase interpolator. The phase detector samples each data bit at its midpoint and at its transitional region and then compares the two samples to determine whether the sampling clock, which is generated by a phase interpolator, is leading or lagging the data stream. The averaging circuit filters out the high frequency jitters in the phase detector output and then passes the filtered signals on to the phase interpolator for phase selection. The phase interpolator uses the filtered signals from the averaging circuit as a guide in the selection of an output clock phase that minimizes the phase difference between the output clock and the incoming data.
    • 时钟数据恢复(CDR)电路,可用于使用以数据速度的一小部分运行的组件从高速串行传输中恢复数据。 CDR由相位检测器,平均电路和相位内插器组成。 相位检测器在其中点和其过渡区域对每个数据位进行采样,然后比较两个采样,以确定由相位内插器产生的采样时钟是引导还是落后于数据流。 平均电路滤除相位检测器输出中的高频抖动,然后将滤波的信号传递到相位内插器进行相位选择。 相位插值器使用来自平均电路的滤波信号作为选择输出时钟相位的指导,其使输出时钟和输入数据之间的相位差最小化。