会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Translation lookaside buffer flush filter
    • 翻译后备缓冲器冲洗过滤器
    • US06510508B1
    • 2003-01-21
    • US09595597
    • 2000-06-15
    • Gerald D. Zuraski, Jr.Michael T. Clark
    • Gerald D. Zuraski, Jr.Michael T. Clark
    • G06F1212
    • G06F12/1027G06F2212/682G06F2212/683
    • A translation lookaside buffer (TLB) flush filter. In one embodiment, a central processing unit includes a TLB for storing recent address translations. A TLB flush filter monitors blocks of memory from which address translations have been loaded and cached in the TLB. The TLB flush filter is configured to detect if any of the underlying address translations in memory have changed. If no changes have occurred, the TLB flush filter may then prevent a flush of the TLB following the next context switch. If changes have occurred to the underlying address translations, the TLB flush filter may then allow a flush of the TLB following a context switch.
    • 翻译后备缓冲器(TLB)冲洗过滤器。 在一个实施例中,中央处理单元包括用于存储最近地址转换的TLB。 TLB刷新过滤器监视在TLB中加载并缓存地址转换的内存块。 TLB刷新过滤器被配置为检测内存中的任何底层地址转换是否已更改。 如果没有发生更改,则TLB刷新过滤器可能阻止在下一个上下文切换之后刷新TLB。 如果底层地址转换发生更改,则TLB刷新过滤器可以允许在上下文切换之后刷新TLB。
    • 2. 发明授权
    • Computer system including a novel address translation mechanism
    • 计算机系统包括一种新颖的地址转换机制
    • US06446189B1
    • 2002-09-03
    • US09323321
    • 1999-06-01
    • Gerald D. Zuraski, Jr.Frederick D. WeberWilliam A. HughesWilliam K. LewchukScott A. WhiteMichael T. Clark
    • Gerald D. Zuraski, Jr.Frederick D. WeberWilliam A. HughesWilliam K. LewchukScott A. WhiteMichael T. Clark
    • G06F1200
    • G06F12/1054
    • A processor is presented including a cache unit coupled to a bus interface unit (BIU). Address signal selection and masking functions are performed by circuitry within the BIU rather than within the cache unit, and physical addresses produced by the BIU are stored within the TLB. As a result, address signal selection and masking circuitry (e.g., a multiplexer and gating logic) are eliminated from a critical speed path within the cache unit, allowing the operational speed of the cache unit to be increased. The cache unit stores data items, and produces a data item corresponding to a received linear address. A translation lookaside buffer (TLB) within the cache unit stores multiple linear addresses and corresponding physical addresses. When a physical address corresponding to the received linear address is not found within the TLB, the cache unit passes the linear address to the BIU. The BIU includes address translation circuitry, a multiplexer, and gating logic, and returns the physical address corresponding to the linear address to the cache unit. The cache unit stores the physical address and the linear address within the TLB. The processor may also include a programmable control register and a microexecution unit. Upon detecting a change in state of an external masking signal, the microexecution unit may flush the contents of the TLB and modify a masking bit within the control register to reflect a new state of the masking signal.
    • 呈现包括耦合到总线接口单元(BIU)的高速缓存单元的处理器。 地址信号选择和屏蔽功能由BIU内的电路而不是在高速缓存单元内执行,而由BIU生成的物理地址存储在TLB内。 结果,从高速缓存单元内的临界速度路径消除了地址信号选择和屏蔽电路(例如,多路复用器和门控逻辑),从而允许高速缓存单元的操作速度增加。 高速缓存单元存储数据项,并产生与所接收的线性地址对应的数据项。 缓存单元内的翻译后备缓冲器(TLB)存储多个线性地址和对应的物理地址。 当在TLB内没有找到与接收到的线性地址对应的物理地址时,高速缓存单元将线性地址传递给BIU。 BIU包括地址转换电路,多路复用器和门控逻辑,并将对应于线性地址的物理地址返回到高速缓存单元。 高速缓存单元存储TLB内的物理地址和线性地址。 处理器还可以包括可编程控制寄存器和微执行单元。 在检测到外部屏蔽信号的状态变化时,微执行单元可以刷新TLB的内容并修改控制寄存器内的屏蔽位以反映掩蔽信号的新状态。
    • 5. 发明授权
    • Establishing an operating mode in a processor
    • 在处理器中建立操作模式
    • US06973562B1
    • 2005-12-06
    • US09483101
    • 2000-01-14
    • Kevin J. McGrathMichael T. Clark
    • Kevin J. McGrathMichael T. Clark
    • G06F9/34G06F9/318G06F9/30
    • G06F9/30189G06F9/30185G06F9/342
    • A processor supports a processing mode in which the address size is greater than 32 bits and the operand size may be 32 or 64 bits. The address size may be nominally indicated as 64 bits, although various embodiments of the processor may implement any address size which exceeds 32 bits, up to and including 64 bits, in the processing mode. The processing mode may be established by placing an enable indication in a control register into an enabled state and by setting a first operating mode indication and a second operating mode indication in a segment descriptor to predefined states. Other combinations of the first operating mode indication and the second operating mode indication may be used to provide compatibility modes for 32 bit and 16 bit processing compatible with the x86 processor architecture (with the enable indication remaining in the enabled state).
    • 处理器支持地址大小大于32位的处理模式,操作数大小可以是32位或64位。 地址大小可以名义上表示为64位,尽管在处理模式下,处理器的各种实施例可以实现超过32位,高达并包括64位的任何地址大小。 可以通过将控制寄存器中的使能指示置于使能状态并且通过将段描述符中的第一操作模式指示和第二操作模式指示设置为预定状态来建立处理模式。 可以使用第一操作模式指示和第二操作模式指示的其他组合来提供与x86处理器架构兼容的32位和16位处理的兼容性模式(使能指示保持在使能状态)。
    • 6. 发明授权
    • Efficient method for mode change detection and synchronization
    • 用于模式变化检测和同步的高效方法
    • US06898697B1
    • 2005-05-24
    • US10113387
    • 2002-03-29
    • Hongwen GaoChetana N. KeltcherMichael T. Clark
    • Hongwen GaoChetana N. KeltcherMichael T. Clark
    • G06F9/30G06F9/318G06F9/38G06F9/52G06F12/02G06F13/00
    • G06F9/30189G06F9/30076G06F9/30101G06F9/342G06F9/3861
    • A processor is configured to operate in a modes which utilize segmentation and which do not utilize segmentation. The processor includes circuitry which is configured to detect and respond to mode and state changes. The circuitry is configured to determine whether a segmentation state of the processor changes in response to execution of a control transfer operation. If the segmentation state does not change as a result of the transfer instruction, execution of instructions may continue sequentially and a corresponding first check performed. However, if the segmentation state does change as a result of the transfer instruction, a flush of the pipeline is initiated prior to performing a corresponding second check. When a first mode of operation is detected a limit check may be performed, while a canonical check may performed when a second mode of operation is detected. A special register is defined which is configured to indicate changes in segmentation state subsequent to a control transfer operations. A read of the special register may then be performed in order to determine whether a state change is indicated.
    • 处理器被配置为以利用分段并且不利用分段的模式操作。 处理器包括被配置为检测并响应模式和状态改变的电路。 电路被配置为确定处理器的分段状态是否响应于控制传送操作的执行而改变。 如果作为传送指令的结果,分段状态不改变,则指令的执行可以顺序地继续进行并进行相应的第一检查。 然而,如果作为转移指令的结果,分段状态确实改变,则在执行相应的第二次检查之前启动流水线的刷新。 当检测到第一操作模式时,可以执行极限检查,而当检测到第二操作模式时可以执行规范检查。 定义特殊寄存器,其被配置为指示在控制传送操作之后的分段状态的改变。 然后可以执行特殊寄存器的读取,以便确定是否指示状态改变。
    • 7. 发明授权
    • Automotive fluid control system with pressure balanced solenoid valve
    • 具有压力平衡电磁阀的汽车流体控制系统
    • US06178956B2
    • 2001-01-30
    • US09194346
    • 1998-11-19
    • Christian SteinmannMichael J. CoveyThomas D. HerringtonMichael T. ClarkJohn W. DillonSteven J. RoskowskiKeith D. Marsh
    • Christian SteinmannMichael J. CoveyThomas D. HerringtonMichael T. ClarkJohn W. DillonSteven J. RoskowskiKeith D. Marsh
    • F02M2507
    • F02M35/10222F02M26/21F02M26/48F02M26/53F02M26/67F02M26/72F02M26/74F02M35/10019F02M35/10321F02M35/10386F02M35/1045
    • An automotive fluid control system with pressure balanced solenoid valve [24] and fluid mixing housing [22] is disclosed. The solenoid valve [24] is preferably used in an EGR (exhaust gas circulation) fluid control system, although the valve may be used in other vehicle fluid control systems, such as an engine block cooling liquid control system. A poppet member [84] of an EGR valve is pressured balanced such that only a light spring [170] and armature [88] are needed to control the positioning of the poppet member [84]. Magnetic and inductance sensors [184, 282] are used to accurately determine the position of the poppet member. The fluid mixing housing [22] homogeneously mixes first and second fluids. A portion of a main first fluid flow is funneled off and mixed in the housing [22] with a second fluid prior to being returned to the main fluid flow. Ideally, the housing [22] has a circumferentially extending channel [95] for intercepting, funnelling and mixing the captured portion of the main first fluid flow with the second fluid flow. Also, a solenoid subassembly [82] is disclosed which can mate with a variety of different valve housings [22] and which is adapted to mount on various engine configurations.
    • 公开了一种具有压力平衡电磁阀[24]和流体混合壳体[22]的汽车流体控制系统。 电磁阀[24]优选用于EGR(排气循环)流体控制系统,尽管该阀可用于其他车辆流体控制​​系统,例如发动机缸体冷却液控制系统。 EGR阀的提升阀构件[84]被加压平衡,使得只需要一个弹簧[170]和电枢[88]来控制提升阀构件[84]的定位。 磁性和电感传感器[184,282]用于准确地确定提升阀构件的位置。 流体混合壳体[22]均匀混合第一和第二流体。 主要第一流体流的一部分在被返回到主流体流之前用第二流体漏出并在壳体[22]中混合。 理想地,壳体22具有周向延伸的通道,用于拦截,漏斗和混合主要第一流体流的捕获部分与第二流体流。 此外,公开了一种螺线管子组件[82],其可以与各种不同的阀壳体[22]配合,并且其适于安装在各种发动机构造上。