会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明专利
    • Detecting circuit of input and output fault
    • 检测输入和输出故障电路
    • JPS59114925A
    • 1984-07-03
    • JP22461482
    • 1982-12-20
    • Fujitsu LtdHitachi LtdNec CorpNippon Telegr & Teleph Corp Oki Electric Ind Co Ltd
    • SHINOZUKA TAKASHISANBE TAKESHIGOUHARA SHINOBUMUKAI KAZUHIKOSATOU HIROAKI
    • H03L7/095
    • H03L7/095
    • PURPOSE:To constitute the titled circuit by logic elements and to miniaturize the circuit by providing a differentiating circuit which differentiates the changing point of the input signal of a phase locked oscillation circuit to obtain the 1st output and then differentiates the output signal of said oscillation circuit to obtain the 2nd output, respectively, and detecting the coincidence and discordance between the 1st and 2nd outputs. CONSTITUTION:A phase locked oscillation circuit PLO1 is provided with a phase comparator 2, loop filter 3 and a voltage controlled oscillator 4. An input signal IN is applied to the comparator 2 and to a differentiating circuit 16. The changing point of the signal IN is differentiated by a delay circuit 21 and an AND circuit 22 to deliver the 1st signal (e). While the changing point of the output signal of the osillator 4 is differentiated by a delay circuit 23 and an AND circuit 24 of the circuit 16 to deliver the 2nd signal (f). The coincidence and dissidence between the signals (e) and (f) are detected by an asynchronism detecting circuit 5. Then an asynchronism detecting output (b) is outputted when no coincidence is detected between both signals, and only logic elements are used to constitute a circuit for miniaturization.
    • 目的:通过逻辑元件构成标题电路,并通过提供一个微分电路来区分电路的小电路,该差分电路区分锁相振荡电路的输入信号的变化点以获得第一输出,然后区分所述振荡电路的输出信号 分别获得第二输出,并检测第一和第二输出之间的一致性和不一致性。 构成:锁相振荡电路PLO1具有相位比较器2,环路滤波器3和压控振荡器4.输入信号IN被施加到比较器2和微分电路16.信号IN的变化点 由延迟电路21和“与”电路22进行区分,以传送第一信号(e)。 虽然振荡器4的输出信号的变化点被电路16的延迟电路23和与电路24区分,以输送第二信号(f)。 信号(e)和(f)之间的一致性和不一致性由异步检测电路5检测。然后,当在两个信号之间没有检测到符合时,输出异步检测输出(b),并且仅使用逻辑元件构成 用于小型化的电路。
    • 2. 发明专利
    • Test system for operation collation of duplex time division channel
    • 双重时间段通道操作测试系统
    • JPS59131253A
    • 1984-07-28
    • JP561383
    • 1983-01-17
    • Fujitsu LtdHitachi LtdNec CorpNippon Telegr & Teleph Corp Oki Electric Ind Co Ltd
    • SASAKI YUUZOUSANBE TAKESHIMUKAI KAZUHIKOSEO TOMIHIDEYOSHIE TATSUO
    • H04M3/22H04M3/24H04Q3/52H04Q3/545H04Q11/04
    • H04M3/244
    • PURPOSE:To prevent the deterioration of processing capacity by deciding no fault as long as both time division channels are normal and even though some difference is generated between both channels when a control instruction is received. CONSTITUTION:A control instruction is transmitted from a control instruction transmitting circuit 8 at a time point TO and then sent to a control instruction receiving circuit 6 at a time point T1 via a transfer line 9. The control instruction is also sent to a control instruction receiving circuit 7 at a time point T2 via a transfer line 10. Under such conditions, the circuit 6 receives the control instruction at a time point Tb and actuates both an O-system channel 2 and a counter circuit 15. At the same time, the circuit 7 receives the instruction at a time point Tc and actuates both a 1-system channel 3 and a counter circuit 16. Both circuit 15 and 16 set the output to a collating circuit 5 at L level until time points T3 and T4 respectively after lapse of a prescribed time T. Thus no fault is detecting operation detected until the time point T4 when the outputs of both circuits 15 and 16 are set at H levels.
    • 目的:为了防止处理能力的恶化,只要两个时分通道正常,并且即使在接收到控制指令时两个通道之间产生一些差异,也可以通过确定无故障。 构成:在时间点TO从控制指令发送电路8发送控制指令,然后经由传输线路9在时间点T1发送到控制指令接收电路6.控制指令也发送到控制指令 在这样的条件下,电路6在时间点Tb接收控制指令,并且驱动O系统通道2和计数器电路15.同时, 电路7在时间点Tc接收指令,并且驱动1系统通道3和计数器电路16.电路15和16都将输出设置为处于L电平的对照电路5,直到时间点T3和T4分别在 因此,当两个电路15和16的输出被设置为H电平时,直到检测到直到时间点T4为止的检测操作都没有故障。