专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明专利

JPS5510244A COMMON SIGNAL BUS SYSTEM 失效
公开(公告)号：JPS5510244A
公开(公告)日：1980-01-24
申请号：JP8288378
申请日：1978-07-10
申请人： FUJITSU LTD , NIPPON TELEGRAPH & TELEPHONE , OKI ELECTRIC IND CO LTD , NIPPON ELECTRIC CO , HITACHI LTD
发明人： HIDAKA TOSHIO , KAMEI KIMIAKI , MUNAKATA KOUICHI , YAMAZAKI AKIO , FUKUSHIMA YUTAKA
IPC分类号： H04Q3/545 , G06F13/38 , G06F13/42 , H04L12/40
摘要： PURPOSE:To attain accurate signal transmission and reception among devices with different interfaces without increasing buses in number, by providing common signal buses of the common controller of an electronic switchboard with a method of setting synchronous bits of each bus interface. CONSTITUTION:Between signal transmitter 2 and signal transmitter 1 differing in bus information array, time-division signal transmission and reception are executed sharing synchronous bit buses S1 to Sn and data bit buses (d1) to (dn) as signal buses. Synchronous-bit transmitting bus driver 11 and synchronous-bit receiving bus receiver 21, provided to transmitter 1 and receiver 2, are provided synchronous bits for respective bus information array kinds as many as the kinds, and a synchronous bit is selected corresponding to the kind of a bus information array. Then, the selected synchronous bits are sent out to buses S1 to Sn to actuate only a group of devices with the same bus information array, so that signal transmission and reception among devices with different interfaces will be made accurate with the number of buses reduced.

2. 发明专利

JPS60236560A AUTOMATIC TEST SYSTEM FOR EMERGENCY CONTROL CIRCUIT 失效
公开(公告)号：JPS60236560A
公开(公告)日：1985-11-25
申请号：JP9324884
申请日：1984-05-10
申请人： FUJITSU LTD , NIPPON TELEGRAPH & TELEPHONE , NIPPON ELECTRIC CO , HITACHI LTD , OKI ELECTRIC IND CO LTD
发明人： TACHIKA SHINJI , KAMEI KIMIAKI , HONDA KENICHI , ONOZUKA TOMOJI , KITAZAWA MITSURU
IPC分类号： H04Q3/545 , H04M3/22 , H04M3/24 , H04M3/26
摘要： PURPOSE:To perform an automatic test of an emergency control circuit with high efficiency and with no discontinuance of the call processing, by providing a gate circuit which is separated from a using system, executing the test of the emergency control circuit along a start route by the signal given from a microprogram control circuit and deciding the test result by a deciding circuit. CONSTITUTION:For a test of a start route, either one of signals muDV9 and muDV10 is supplied to the differential pulse generating circuits DP4 and DP5 via gate circuits G21 and G22. The ouput pulses of circuits DP4 and DP5 are supplied to an emergency control EMA clock generating circuit CKG via gate circuits G23 and G6. A deciding circuit JG decides a normal or faulty state. If a using system has a fault during a test start signal given from another system (mate system) is applied to gate circuit G12 and G14. Then flip-flot FF5 is set and this set output is turned into the reset signal of an FF6 via gate circuits G15 and G28 and also applied to an automatic test control circuit ATC. Thus the ATC discontinues its test.

3. 发明专利

JPS60226251A DATA RETRANSMITTING SYSTEM 失效
公开(公告)号：JPS60226251A
公开(公告)日：1985-11-11
申请号：JP8104684
申请日：1984-04-24
申请人： NIPPON ELECTRIC CO , NIPPON TELEGRAPH & TELEPHONE , OKI ELECTRIC IND CO LTD , HITACHI LTD , FUJITSU LTD
发明人： YAMAGUCHI KENJI , KAMEI KIMIAKI , SUZUKI KAZUO , WATANABE TAKAO , TSUTSUMI KENJI
IPC分类号： H04L1/16 , H04L13/00 , H04L29/08
摘要： PURPOSE:To eliminate the abolishment of data transmission when an error of a response signal is detected by retransmitting identical data until a correct response signal is received when the transmission error of response data to a transmission data is detected. CONSTITUTION:An equipment 1 at the transmission side transmits a data to an equipment 4 through a line terminator 2, a line 5 and a line terminator 3. The equipment 4 checks a reception data and when the data is correct, a response signal is transmitted to the equipment 1 and when not correct, a retransmission request signal is transmitted as the response signal. The equipment 1 checks the response signal and the identical data added with a retransmission flag is kept transmitted until no error exists. When no error exists in the response signal, the equipment 1 discriminates the content of the response signal and transmits the identical data added with the retransmission flag in case of the retransmission request.

4. 发明专利

JPS60225946A EMERGENCY CONTROL SYSTEM 失效
公开(公告)号：JPS60225946A
公开(公告)日：1985-11-11
申请号：JP8186584
申请日：1984-04-25
申请人： HITACHI LTD , NIPPON TELEGRAPH & TELEPHONE , OKI ELECTRIC IND CO LTD , NIPPON ELECTRIC CO , FUJITSU LTD
发明人： YOSHIURA YOSHIO , KAMEI KIMIAKI , NOGUCHI OSAMU , ONOZUKA TOMOJI , DAI KENJI
IPC分类号： H04Q3/545 , G06F11/20 , H04M3/22
摘要： PURPOSE:To secure a system by starting plural times an emergency control circuit as a hardware, updating a phase counter, and loading a file memory to a main memory, even if a fault caused by disconnection of a power source which cannot be detected by a software is generated. CONSTITUTION:When a power source of a mate system is disconnected, a pulse is generated from a differentiation circuit of a delaying circuit 301 and an AND circuit 302, a flip-flop FF303 for an emergency control circuit initial program loading EMAIPL is set, an EMA control circuit 303 by a hardware is started, and a part of a file memory is loaded. Thereafter, an EMA control circuit 304 outputs a pulse, an FF305 is set, and a phase counter which is transferred to a software is set. Subsequently, when the FF303 for the EMIPL is set again through an AND circuit 311, the EMA control circuit 304 is started, and when the phase counter is set, other part of the file memory is loaded.

5. 发明专利

JPS60198942A REMOTE MAGNETIC TAPE CONTROL SYSTEM 失效
公开(公告)号：JPS60198942A
公开(公告)日：1985-10-08
申请号：JP5342684
申请日：1984-03-22
申请人： NIPPON ELECTRIC CO , NIPPON TELEGRAPH & TELEPHONE , OKI ELECTRIC IND CO LTD , HITACHI LTD , FUJITSU LTD
发明人： YAMAGUCHI KENJI , KAMEI KIMIAKI , SUZUKI KAZUO , KITAZAWA MITSURU , HONMA TOMOAKI
IPC分类号： H04L29/08 , H04L13/00
摘要： PURPOSE:To improve the operating efficiency and reliability for a system by separating a response signal to command information and a data request signal driving a magnetic tape to retransmit data. CONSTITUTION:A controller 1 of a remote magnetic tape control system and a line terminator 2 are provided to a reception side, the terminator 2 receives a signal from the controller 1 and converts the signal to the signal system suitable for transmission, and then the result is transmitted to a communication line 3 and a signal from the line 3 is restored to the original signal and the result is given to the terminator 2 conversely. A magnetic tape controller 5 connected to a magnetic tape device 6 is connected to the other end of the line 3 via a line terminator 4 at the transmission side to constitute the data transmission side. The terminator 4 converts the transmission signal received via the line 3 into the original signal from the controller 1 and the signal is given to the controller 5, and the signal transmitted from the controller 5 is converted into a signal of the signal system suitable for transmission conversely and the result is transmitted to the line 3. Then the controllers 1, 5 separate the response signal and the signal driving a tape.

6. 发明专利

JPS5525251A SCANNING DEVICE 失效
公开(公告)号：JPS5525251A
公开(公告)日：1980-02-22
申请号：JP9804778
申请日：1978-08-10
申请人： NIPPON ELECTRIC CO , NIPPON TELEGRAPH & TELEPHONE , OKI ELECTRIC IND CO LTD , HITACHI LTD , FUJITSU LTD
发明人： NAKAMORI MICHIO , KAMEI KIMIAKI , MIZUTANI HIDEO , SATOU ISAO , UEHARA KAZUE
IPC分类号： H04Q3/72 , H04Q3/00
摘要： PURPOSE:To give the versatility to the correspondence between the driving sender and the detector as well as to decrease the number of driving senders by detecting the state of the scan point of the column direction via the detector and then supplying a group of the scan signals to the driving sender via the scan selector. CONSTITUTION:Driving units 21 and 22 drive the scan points 12...19 connected in the row direction of the scan point matrix, and the state is detected by detectors 13...26 for the scan points connected in the column direction of matrix 20. Then the scan signals sent from detectors 22...26 are divided into more than two scan signal groups by scan selector 30, and either one group of scan signals is selected by the scan selection signals among more than two scan signal groups. And the scan signals delivered from selector 30 are sent to the control unit via driving senders 31 and 32. As a result, the versatility is secured for the correspondence between detectors 22...26 and senders 31 and 32, at the same time decreasing the number of driving senders.

7. 发明专利

JPS59132023A Clock supply control system 失效
标题翻译：时钟供应控制系统
公开(公告)号：JPS59132023A
公开(公告)日：1984-07-30
申请号：JP585183
申请日：1983-01-19
申请人： Fujitsu Ltd , Hitachi Ltd , Nec Corp , Nippon Telegr & Teleph Corp , Oki Electric Ind Co Ltd
发明人： HONDA KENICHI , KAMEI KIMIAKI , ONOZUKA TOMOJI , SAKAMOTO SHIGETOSHI , TACHIKA SHINJI
IPC分类号： G06F1/04
CPC分类号： G06F1/04
摘要： PURPOSE:To operate stably an information processing device even if it is not initialized from the external, by determining certainly only one clock source, which supplies clocks to each information processing device, independently of the characteristic at the power-on time of an electronic circuit used as a clock self-FF. CONSTITUTION:When a power source for clock supply of a 0-side information processing device #0 is turned on at a time t0, the first clock self-FF f is set at a time t1 thereafter. This signal 29 is inputted to one input of an AND gate 2, and a clock supply output determining signal 92 of an AND gate 82 of a 1-side information processing device #1 is inverted from ''1'' and is inputted as ''0''. When a power source for clock supply of the 1-side information processing device # is turned on at a time t2 after the time t0 and the time t1, one input of the AND gate 82 becomes already ''0'' attained by inversion of the clock supply output determinating signal 92, and AND between a signal 91 and one input of the AND gate 82 is operated at a time t3 to attain output ''0''.
摘要翻译：目的：为了稳定地操作信息处理设备，即使没有从外部进行初始化，通过仅确定一个时钟源，每个时钟源向每个信息处理设备提供时钟，独立于电子电路的通电时的特性用作时钟自动FF。构成：在时刻t0使0侧信息处理装置＃0的时钟供给用电源接通的情况下，在其后的时刻t1设定第1时钟自FF f f。该信号29被输入到与门2的一个输入端，并且1侧信息处理装置＃1的与门82的时钟供给输出确定信号92从“1”反转并被输入为“ '0'”。当在时刻t0和时间t1之后的时间t2，当用于1侧信息处理装置＃的时钟供给的电源被接通时，与门82的一个输入端已经变为“0” 时钟供给输出确定信号92和AND门82的一个输入端之间的AND被操作在时间t3以获得输出“0”。

8. 发明专利

JPS59133622A Clock switching control system 失效
标题翻译：时钟切换控制系统
公开(公告)号：JPS59133622A
公开(公告)日：1984-08-01
申请号：JP735283
申请日：1983-01-21
申请人： Fujitsu Ltd , Hitachi Ltd , Nec Corp , Nippon Telegr & Teleph Corp , Oki Electric Ind Co Ltd
发明人： HONDA KENICHI , KAMEI KIMIAKI , ONOZUKA TOMOJI , SAKAMOTO SHIGETOSHI , TACHIKA SHINJI
IPC分类号： G06F1/04
CPC分类号： G06F1/04
摘要： PURPOSE:To switch clocks without controlling clocks at all, by ensuring phases of clocks to switch clocks during the operation of a device when clock sources are switched. CONSTITUTION:If switching of clock sources occurs when an FF 21 is set to ''1'', FFs 41-43 are reset through a circuit 29 which supplies a reset signal with an output waveform C of a clock self-FF20, and the clock supply of a #0-side clock supply circuit 27 is made ineffective by an output waveform (d) of the FF 21 at a time t1, and the clock supply from the #1 side is made effective by an output waveform (e) of an FF 22 at a time t3. An output waveform (j) of the FF41 becomes ''1'' at a time t2, and an output waveform (l) of the FF43 becomes ''1'' at a time t6, and an output waveform (h) supplied from a clock supply circuit 47 is made effective at the time t6, and clocks are supplied to the #1 side, and clocks are supplied to the #0 side from an OR gate 28. Thus, the clock supply waveform to the #0 side and the #1 side becomes as shown by (m).
摘要翻译：目的：在切换时钟源时，通过确保在器件运行期间切换时钟的时钟，可以切换时钟，而不需要控制时钟。构成：当FF21设为“1”时，如果切换时钟源，则通过电路29复位FF41-43，电路29将复位信号与时钟自FF20的输出波形C提供，＃0侧时钟供给电路27的时钟供给在时刻t1由FF21的输出波形（d）无效，并且通过输出波形（e）使来自＃1侧的时钟电源生效，在时间t3的FF 22。 FF41的输出波形（j）在时间t2变为“1”，在时刻t6，FF43的输出波形（1）变为“1”，输出波形（h）从时钟供给电路47在时刻t6生效，时钟被提供给＃1侧，时钟从或门28提供给＃0侧。因此，向＃0侧提供时钟供给波形，＃1侧变为（m）所示。

9. 发明专利

JPS59132488A Revising system of line name of magnetic bubble 失效
标题翻译：磁性气泡线名称修正系统
公开(公告)号：JPS59132488A
公开(公告)日：1984-07-30
申请号：JP796183
申请日：1983-01-20
申请人： Fujitsu Ltd , Hitachi Ltd , Nec Corp , Nippon Telegr & Teleph Corp , Oki Electric Ind Co Ltd
发明人： TACHIKA SHINJI , KAMEI KIMIAKI , SAKATA HIRONOBU , KITAZAWA MITSURU , NOGUCHI OSAMU
IPC分类号： G11C11/14
CPC分类号： G11C11/14
摘要： PURPOSE:To reduce time required for the processing of write and revision of line name by disconnecting a magnetic bubble storage device and a magnetic bubble storage device controller from other devices, especially a central controller to attain the test of the normality of the devices and to attain write and revision of line name. CONSTITUTION:When a magnetic bubble storage device controller MBCH receives a magnetic bubble storage device controller number from the central controller CC via a line CHN and an instruction from a line ODR, and when the said number is coincident with the own number, the MBCH is operated by the said instruction. The address of a main storage device MM storing the required data is calculated and fed to a line MAD-BUS (memory address bus), a required data is read from the main storage device MM and the MBCH performs prescribed operations such as write of designated data to a designated address of a magnetic bubble storage device MBU, read of data from the designated address and transfer of it to the main storage device by reading the required data transmitted from the main storage device MM based on the data transmitted via gates 2, 51 from the line DATA-BUS.
摘要翻译：目的：通过将磁性气泡存储装置和磁性气泡存储装置控制器与其他装置，特别是中央控制器断开连接，以减少对线路名称的写入和修改所需的时间，以实现对装置的正常性的测试，以及达到线路名称的修改和修改。构成：当磁性气泡存储装置控制器MBCH经由线路CHN从中央控制器CC接收到磁性气泡存储装置控制器号码和来自线路ODR的指令时，并且当所述数量与自身号码一致时，MBCH为由该指令操作。计算存储所需数据的主存储装置MM的地址并将其馈送到线路MAD-BUS（存储器地址总线），从主存储装置MM读取所需的数据，并且MBCH执行诸如指定的写入的规定操作数据到磁性气泡存储装置MBU的指定地址，从指定地址读取数据并通过从主存储装置MM发送的数据读取从主存储装置MM发送的所需数据，将其传送给主存储装置， 51线从DATA-BUS线。

10. 发明专利

JPS60226088A MAGNETIC BUBBLE STORAGE DEVICE 失效
公开(公告)号：JPS60226088A
公开(公告)日：1985-11-11
申请号：JP8185984
申请日：1984-04-25
申请人： HITACHI LTD , NIPPON TELEGRAPH & TELEPHONE
发明人： SHIDA KOUJI , KAMEI KIMIAKI
IPC分类号： G11C11/14
摘要： PURPOSE:To execute an automatic release when an address check circuit detects an error by executing autonomously when one system is at fault of address mismatching, and also executing autonomously the transfer of a data from a normal system. CONSTITUTION:When an address checking circuit 33 in a magnetic bubble control part 3 detects an error and returns a signal to a device selection controlling circuit 5, an error processing circuit 52 sends a signal to a data switching circuit 51, and supplies an instruction so that it is switched to a data line of the side B from a data line of the side A. In such a way, the connection is switched to the normal B side device from the faulty A side device. Also, the error processing circuit 52 starts an initializing circuit 34 of the faulty device, erases information of a magnetic bubble storage part 1, and simultaneously, initialize the inside of the magnetic bubble controlling circuit 3. Thereafter, address information is written in the magnetic bubble storage part 1, a data of a magnetic bubble storage part 2 of the side B is transferred through the data switching circuit 51, the same contents are copied, the device goes to a standby state, and the recovering is completed.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式