专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明公开

US20240333644A1 Distributed Broadband Network Gateway for Maximizing IPv4 Address Utilization 审中-公开
公开(公告)号：US20240333644A1
公开(公告)日：2024-10-03
申请号：US18141525
申请日：2023-05-01
申请人： Evan Parker , Michael McCalpin , Morteza Ghodrat , Mukund Kannan , Nitin Gupta
发明人： Evan Parker , Michael McCalpin , Morteza Ghodrat , Mukund Kannan , Nitin Gupta
IPC分类号： H04L45/741 , H04L61/5014 , H04Q11/00
CPC分类号： H04L45/741 , H04L61/5014 , H04Q11/0067 , H04Q2011/0073
摘要： Systems and techniques for distributed broadband network gateway for maximizing IPv4 address utilization. A dynamic host configuration protocol (DHCP) offer message is received by a distributed broadband network gateways (BNG) connected to a network. The DHCP offer message may have been forwarded from a DHCP server. The DHCP offer message is modified to replace an option 1 subnet mask with a 32-bit subnet mask and replace an option 3 router address with an internet protocol address of the distributed BNG to create a modified offer message. The modified offer message is transmitted to a user computing device. A route with a 32-bit subnet mask for the user computing device is advertised to other routers internal to the network of the broadband service provider.

2. 发明授权

US10831721B2 Virtualized data storage system architecture 有权
公开(公告)号：US10831721B2
公开(公告)日：2020-11-10
申请号：US12730185
申请日：2010-03-23
申请人： David Tze-Si Wu , Steven McCanne , Michael J. Demmer , Nitin Gupta
发明人： David Tze-Si Wu , Steven McCanne , Michael J. Demmer , Nitin Gupta
IPC分类号： G06F16/188 , G06F16/172 , G06F12/0862 , G06F3/06
摘要： Virtual storage arrays consolidate branch data storage at data centers connected via wide area networks. Virtual storage arrays appear to storage clients as local data storage; however, virtual storage arrays actually store data at the data center. The virtual storage arrays overcomes bandwidth and latency limitations of the wide area network by predicting and prefetching storage blocks, which are then cached at the branch location. Virtual storage arrays leverage an understanding of the semantics and structure of high-level data structures associated with storage blocks to predict which storage blocks are likely to be requested by a storage client in the near future. Virtual storage arrays determine the association between requested storage blocks and corresponding high-level data structure entities to predict additional high-level data structure entities that are likely to be accessed. From this, the virtual storage array identifies the additional storage blocks for prefetching.

3. 发明授权

US09830379B2 Name disambiguation using context terms 有权
公开(公告)号：US09830379B2
公开(公告)日：2017-11-28
申请号：US12955253
申请日：2010-11-29
申请人： Nitin Gupta , Abhinandan S. Das
发明人： Nitin Gupta , Abhinandan S. Das
IPC分类号： G06F17/30
CPC分类号： G06F17/3064
摘要： Methods, systems and apparatus, including computer programs encoded on a computer storage medium, for disambiguating names in a document corpus. In an aspect, a method includes generating context term lists for a person name, each context term list being a list of context terms from a resource for the person name; clustering the context term lists into a plurality of clusters, each of the clusters of context term lists including context term lists that are most similar to the cluster relative to other clusters; for each of the clusters, selecting a representative term for the cluster; receiving the person name as a search query; and generating a plurality of query suggestions from the search query and the representative terms for the clusters, each query suggesting being a combination of the person name and one representative term.

4. 发明授权

US09092479B1 Query generation using structural similarity between documents 有权
标题翻译：使用文档之间的结构相似性的查询生成
公开(公告)号：US09092479B1
公开(公告)日：2015-07-28
申请号：US13620500
申请日：2012-09-14
申请人： Steven D. Baker , Michael Flaster , Nitin Gupta , Paul G. Haahr , Srinivasan Venkatachary , Yonghui Wu
发明人： Steven D. Baker , Michael Flaster , Nitin Gupta , Paul G. Haahr , Srinivasan Venkatachary , Yonghui Wu
IPC分类号： G06F17/30
CPC分类号： G06F17/30563 , G06F17/248 , G06F17/30389 , G06F17/3064 , G06F17/30864
摘要： Methods, systems, and apparatus, including computer program products, for generating synthetic queries using seed queries and structural similarity between documents are described. In one aspect, a method includes identifying embedded coding fragments (e.g., HTML tag) from a structured document and a seed query; generating one or more query templates, each query template corresponding to at least one coding fragment, the query template including a generative rule to be used in generating candidate synthetic queries; generating the candidate synthetic queries by applying the query templates to other documents that are hosted on the same web site as the document; identifying terms that match structure of the query templates as candidate synthetic queries; measuring a performance for each of the candidate synthetic queries; and designating as synthetic queries the candidate synthetic queries that have performance measurements exceeding a performance threshold.
摘要翻译：描述了使用种子查询和文档之间的结构相似性来生成合成查询的方法，系统和装置，包括计算机程序产品。一方面，一种方法包括从结构化文档和种子查询中识别嵌入的编码片段（例如HTML标签）; 生成一个或多个查询模板，每个查询模板对应于至少一个编码片段，所述查询模板包括要用于生成候选综合查询的生成规则; 通过将查询模板应用于与文档在同一网站上托管的其他文档来生成候选综合查询; 将与查询模板的结构匹配的条款识别为候选综合查询; 测量每个候选综合查询的性能; 并且将具有超过性能阈值的性能测量的候选综合查询指定为合成查询。

5. 发明授权

US08812826B2 Processor testing 有权
标题翻译：处理器测试
公开(公告)号：US08812826B2
公开(公告)日：2014-08-19
申请号：US12908370
申请日：2010-10-20
申请人： Abhishek Bansal , Nitin Gupta , Brad L. Herold , Jayakumar N Sankarannair
发明人： Abhishek Bansal , Nitin Gupta , Brad L. Herold , Jayakumar N Sankarannair
IPC分类号： G06F9/32
CPC分类号： G06F9/30058 , G06F9/3005 , G06F9/3804 , G06F11/2236 , G06F11/28
摘要： In one implementation, processor testing may include the ability to randomly generate a first plurality of branch instructions for a first portion of an instruction set, each branch instruction in the first portion branching to a respective instruction in a second portion of the instruction set, the branching of the branch instructions to the respective instructions being arranged in a sequential manner. Processor testing may also include the ability to randomly generate a second plurality of branch instructions for the second portion of the instruction set, each branch instruction in the second portion branching to a respective instruction in the first portion of the instruction set, the branching of the branch instructions to the respective instructions being arranged in a sequential manner. Processor testing may additionally include the ability to generate a plurality of instructions to increment a counter when each branch instruction is encountered during execution.
摘要翻译：在一个实现中，处理器测试可以包括随机生成指令集的第一部分的第一多个分支指令的能力，第一部分中的每个分支指令分支到指令集的第二部分中的相应指令，分支指令的分支到相应的指令以顺序的方式排列。处理器测试还可以包括随机生成指令集的第二部分的第二多个分支指令的能力，第二部分中的每个分支指令分支到指令集的第一部分中的相应指令，相应指令的分支指令按顺序排列。处理器测试可以另外包括在执行期间遇到每个分支指令时产生多个指令来增加计数器的能力。

6. 发明授权

US08811193B2 Network path discovery and analysis 有权
标题翻译：网络路径发现与分析
公开(公告)号：US08811193B2
公开(公告)日：2014-08-19
申请号：US12900348
申请日：2010-10-07
申请人： Vinod Jeyachandran , Pradeep Natarajan , James Mark Shaw , Raghavendra Uppalli , Pradeep Singh , Nitin Gupta , Jerrold Stiffler
发明人： Vinod Jeyachandran , Pradeep Natarajan , James Mark Shaw , Raghavendra Uppalli , Pradeep Singh , Nitin Gupta , Jerrold Stiffler
IPC分类号： H04L12/26
CPC分类号： H04L41/12 , H04L41/0213
摘要： A network analysis system invokes an application specific, or source-destination specific, path discovery process. The application specific path discovery process determines the path(s) used by the application, collects performance data from the nodes along the path, and communicates this performance data to the network analysis system for subsequent performance analysis. The system may also maintain a database of prior network configurations to facilitate the identification of nodes that are off the path that may affect the current performance of the application. The system may also be specifically controlled so as to identify the path between any pair of specified nodes, and to optionally collect performance data associated with the path.
摘要翻译：网络分析系统调用特定于应用程序或源特定路径的路径发现过程。应用程序特定路径发现过程确定应用程序使用的路径，从沿着路径的节点收集性能数据，并将该性能数据传达到网络分析系统以进行后续性能分析。系统还可以维护先前网络配置的数据库，以便于识别可能影响应用的当前性能的路径之外的节点。还可以特别地控制系统，以便识别任何一对指定节点之间的路径，并且可选地收集与该路径相关联的性能数据。

7. 发明授权

US08677111B2 Booting devices using virtual storage arrays over wide-area networks 有权
标题翻译：使用虚拟存储阵列在广域网上引导设备
公开(公告)号：US08677111B2
公开(公告)日：2014-03-18
申请号：US13166321
申请日：2011-06-22
申请人： David Tze-Si Wu , Steven McCanne , Michael J. Demmer , Nitin Gupta
发明人： David Tze-Si Wu , Steven McCanne , Michael J. Demmer , Nitin Gupta
IPC分类号： G06F15/177
CPC分类号： G06F3/0605 , G06F3/0665 , G06F3/067 , G06F9/5077 , H04L67/025
摘要： Virtual storage arrays consolidate data storage at a data center for physical and virtual computer systems at one or more branch network locations. Standalone and virtualized computer systems at a branch network location load, execute, and store their operating systems, applications, and data using virtual storage arrays and do not require any built-in or external non-volatile data storage devices such as hard disk drives or solid-state drives at the branch network location. The virtual disks of the virtual storage array are mapped to physical data storage at the data center and accessed via a WAN using storage block-based protocols. A storage block cache at the branch network location includes storage blocks prefetched based on knowledge about the computer systems at the branch network location and the behavior of their operating systems and applications.
摘要翻译：虚拟存储阵列将物理和虚拟计算机系统的数据中心的数据存储整合到一个或多个分支网络位置。分支网络位置的独立虚拟化计算机系统使用虚拟存储阵列加载，执行和存储其操作系统，应用程序和数据，并且不需要任何内置或外部非易失性数据存储设备，如硬盘驱动器或固态驱动器在分支网络位置。虚拟存储阵列的虚拟磁盘映射到数据中心的物理数据存储，并使用基于存储块的协议通过WAN访问。分支网络位置处的存储块高速缓存包括基于关于分支网络位置处的计算机系统的知识以及其操作系统和应用的行为而预取的存储块。

8. 发明授权

US08473620B2 Interception of a cloud-based communication connection 有权
标题翻译：拦截基于云的通信连接
公开(公告)号：US08473620B2
公开(公告)日：2013-06-25
申请号：US12843754
申请日：2010-07-26
申请人： Michael J. Demmer , Kand Ly , Nitin Gupta
发明人： Michael J. Demmer , Kand Ly , Nitin Gupta
IPC分类号： G06F15/16
CPC分类号： H04L67/14 , H04L29/12367 , H04L41/12 , H04L61/2514 , H04L67/2876 , H04L69/16 , H04L69/163 , H04L69/329 , H04L69/40
摘要： Methods and apparatus are provided for intercepting a client-server communication connection in a computing environment. A first network intermediary configured to facilitate optimization of client-server transactions may be installed in a path of communications between the client and the server. A second network intermediary configured to cooperate with the first network intermediary is not in the path of communications between the client and the server. The first network intermediary intercepts a connection request from the client and forwards a modified request toward the server. A module within the server intercepts the connection request and redirects it to the second network intermediary. The client-server connection is thus split-terminated at the two network intermediaries, which establish cooperative sessions between themselves and with the client and with the server.
摘要翻译：提供了用于在计算环境中拦截客户机 - 服务器通信连接的方法和装置。配置为促进客户端 - 服务器事务的优化的第一网络中介可以安装在客户机和服务器之间的通信路径中。配置为与第一网络中介进行协作的第二网络中介不在客户端和服务器之间的通信路径中。第一个网络中介拦截来自客户端的连接请求，并向服务器转发修改的请求。服务器内的一个模块拦截连接请求并将其重定向到第二个网络中介。因此，客户机 - 服务器连接在两个网络中间件上分拆终止，这两个中间件在它们之间以及与客户端和服务器之间建立协作会话。

9. 发明授权

US08466720B2 Frequency division of an input clock signal 有权
标题翻译：输入时钟信号的分频
公开(公告)号：US08466720B2
公开(公告)日：2013-06-18
申请号：US13177956
申请日：2011-07-07
申请人： Nitin Gupta
发明人： Nitin Gupta
IPC分类号： H03B19/00
CPC分类号： H03K21/023
摘要： Circuitry and method for dividing the frequency of an input clock signal for use in a prescaler of a digital frequency synthesizer. A flip flop is clocked on a first type of edge of the input clock signal, and provides an output for use as a divided clock signal. Feedback circuitry is clocked on the first type of edge of the input clock signal and provides a signal to a data input of the flip flop based on the inverse of the output of the flip flop.
摘要翻译：用于划分用于数字频率合成器的预分频器的输入时钟信号的频率的电路和方法。触发器在输入时钟信号的第一种类型的边沿上被计时，并提供用作分频时钟信号的输出。反馈电路在输入时钟信号的第一种类型的边缘上被计时，并且基于触发器的输出的反相将信号提供给触发器的数据输入。

10. 发明授权

US08463843B2 Throttling of predictive ACKs in an accelerated network communication system 有权
标题翻译：在加速网络通信系统中调节预测ACK
公开(公告)号：US08463843B2
公开(公告)日：2013-06-11
申请号：US11754940
申请日：2007-05-29
申请人： Kartik Subbanna , Nitin Gupta , Adityashankar Kini , Daniel Conor O'Sullivan , Shashidhar Merugu , Steven James Procter , Vivasvat Manohar Keswani
发明人： Kartik Subbanna , Nitin Gupta , Adityashankar Kini , Daniel Conor O'Sullivan , Shashidhar Merugu , Steven James Procter , Vivasvat Manohar Keswani
IPC分类号： G06F15/16
CPC分类号： H04L47/10 , H04L47/266 , H04L47/323 , H04L47/33 , H04L49/90
摘要： In a system where transactions are accelerated with asynchronous writes that require acknowledgements, with pre-acknowledging writes at a source of the writes, a destination-side transaction accelerator includes a queue for queue writes to a destination, at least some of the writes being pre-acknowledged by a source-side transaction accelerator prior to the write completing at the destination, a memory for storing a status of a destination-side queue and possibly other determinants, and logic for signaling to the source-side transaction accelerator with instructions to alter pre-acknowledgement rules to hold off on and pursue pre-acknowledgements based on the destination-side queue status. The rules can take into account adjusting the flow of pre-acknowledged requests or pre-acknowledgements at the sender-side transaction accelerator based at least on the computed logical length.
摘要翻译：在使用需要确认的异步写入来加速交易的系统中，通过在写入的源处进行预确认写入，目的地侧事务加速器包括用于向目的地的队列写入的队列，至少一些写入是预先在目的地写入完成之前由源侧事务加速器确认，用于存储目的地侧队列和可能的其他决定因素的状态的存储器以及用于向源侧事务加速器发信号的逻辑，其具有改变的指令基于目的地端队列状态的预先确认规则来阻止和追踪预认证。该规则可以考虑到至少基于所计算的逻辑长度来调整在发送方事务加速器处的预先确认的请求或预确认的流。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式