会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Data streamer
    • 数据流
    • US06434649B1
    • 2002-08-13
    • US09173297
    • 1998-10-14
    • David BakerChristopher BasogluBenjamin CutlerGregorio GervasioWoobin LeeYatin MundkurToru NojiriJohn O'DonnellDavid PooleAshok RamanEric RehmRadhika Thekkath
    • David BakerChristopher BasogluBenjamin CutlerGregorio GervasioWoobin LeeYatin MundkurToru NojiriJohn O'DonnellDavid PooleAshok RamanEric RehmRadhika Thekkath
    • G06F1300
    • G06F13/30G06F13/1605
    • In an information processing system which has plurality of modules including a processor, a main memory and a plurality of I/O devices, a data transfer switch for performing data transfer operations between the processor, main memory and I/O devices comprises a request bus which has a request bus arbiter for receiving read and write requests from each one of the plurality of modules. A processor memory bus is configured to receive address and data information from a predetermined number of modules, including the processor. The processor memory bus has a data bus arbiter for receiving data read and write requests from each one of the predetermined number of modules which are coupled to the processor memory bus. An internal memory bus is configured to receive address and data information from a predetermined number of modules, including the memory and the I/O devices. The internal memory bus has a data bus arbiter for receiving data read and write requests from each one of the predetermined number of modules coupled to the internal memory bus. A transceiver system is coupled to the processor memory bus and the internal memory bus for transferring data between the processor memory bus and the internal memory bus.
    • 在具有处理器,主存储器和多个I / O设备的多个模块的信息处理系统中,用于在处理器,主存储器和I / O设备之间执行数据传送操作的数据传送开关包括请求总线 其具有用于从多个模块中的每一个接收读取和写入请求的请求总线仲裁器。 处理器存储器总线被配置为从包括处理器的预定数量的模块接收地址和数据信息。 处理器存储器总线具有用于从耦合到处理器存储器总线的预定数量的模块中的每一个接收数据读取和写入请求的数据总线仲裁器。内部存储器总线被配置为从预定数量接收地址和数据信息 的模块,包括内存和I / O设备。 内部存储器总线具有用于从耦合到内部存储器总线的预定数量的模块中的每一个接收数据读取和写入请求的数据总线仲裁器。 收发器系统耦合到处理器存储器总线和内部存储器总线,用于在处理器存储器总线和内部存储器总线之间传送数据。
    • 3. 发明授权
    • Data transfer engine of a processor having a plurality of modules
    • 具有多个模块的处理器的数据传输引擎
    • US07051123B1
    • 2006-05-23
    • US09710192
    • 2000-11-10
    • David BakerChristopher BasogluBenjamin CutlerGregorio GervasioWoobin LeeYatin MundkurToru NojiriJohn O'DonnellAshok RamanEric RehmRadhika Thekkath
    • David BakerChristopher BasogluBenjamin CutlerGregorio GervasioWoobin LeeYatin MundkurToru NojiriJohn O'DonnellAshok RamanEric RehmRadhika Thekkath
    • G06F3/00
    • G06F13/30G06F13/1605
    • In an information processing system which has plurality of modules including a processor, a main memory and a plurality of I/O devices, a data transfer switch for performing data transfer operations between the processor, main memory and I/O devices comprises a request bus which has a request bus arbiter for receiving read and write requests from each one of the plurality of modules. A processor memory bus is configured to receive address and data information from a predetermined number of modules, including the processor. The processor memory bus has a data bus arbiter for receiving data read and write requests from each one of the predetermined number of modules which are coupled to the processor memory bus.An internal memory bus is configured to receive address and data information from a predetermined number of modules, including the memory and the I/O devices. The internal memory bus has a data bus arbiter for receiving data read and write requests from each one of the predetermined number of modules coupled to the internal memory bus. A transceiver system is coupled to the processor memory bus and the internal memory bus for transferring data between the processor memory bus and the internal memory bus.
    • 在具有处理器,主存储器和多个I / O设备的多个模块的信息处理系统中,用于在处理器,主存储器和I / O设备之间执行数据传送操作的数据传送开关包括请求总线 其具有用于从多个模块中的每一个接收读取和写入请求的请求总线仲裁器。 处理器存储器总线被配置为从包括处理器的预定数量的模块接收地址和数据信息。 处理器存储器总线具有用于从耦合到处理器存储器总线的预定数量的模块中的每一个接收数据读取和写入请求的数据总线仲裁器。 内部存储器总线被配置为从包括存储器和I / O设备的预定数量的模块接收地址和数据信息。 内部存储器总线具有用于从耦合到内部存储器总线的预定数量的模块中的每一个接收数据读取和写入请求的数据总线仲裁器。 收发器系统耦合到处理器存储器总线和内部存储器总线,用于在处理器存储器总线和内部存储器总线之间传送数据。