专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5142634A Branch prediction 失效
标题翻译：分行预测
公开(公告)号：US5142634A
公开(公告)日：1992-08-25
申请号：US306760
申请日：1989-02-03
申请人： David B. Fite , John E. Murray , Dwight P. Manley , Michael M. McKeon , Elaine H. Fite , Ronald M. Salett , Tryggve Fossum
发明人： David B. Fite , John E. Murray , Dwight P. Manley , Michael M. McKeon , Elaine H. Fite , Ronald M. Salett , Tryggve Fossum
IPC分类号： G06F9/38
CPC分类号： G06F9/3806 , G06F9/3844
摘要： A branch prediction is made by searching a cache memory for branch history information associated with a branch instruction. If associated information is not found in the cache, then the branch is predicted based on a predetermined branch bias for the branch instruction's opcode; otherwise, the branch is predicted based upon the associated information from the cache. The associated information in the cache preferably includes a length, displacement, and target address in addition to a prediction bit. If the cache includes associated information predicting that the branch will be taken, the target address from cache is used so long as the associated length and displacement match and the length and displacement for the branch instruction; otherwise, the target address must be computed.

2. 发明授权

US5067069A Control of multiple functional units with parallel operation in a microcoded execution unit 失效
标题翻译：在微型执行单元中并行运行的多功能单元的控制
公开(公告)号：US5067069A
公开(公告)日：1991-11-19
申请号：US306832
申请日：1989-02-03
申请人： Elaine H. Fite , Tryggve Fossum , William R. Grundmann , Francis X. McKeen , Ronald M. Salett
发明人： Elaine H. Fite , Tryggve Fossum , William R. Grundmann , Francis X. McKeen , Ronald M. Salett
IPC分类号： G06F9/30 , G06F9/38
CPC分类号： G06F9/30167 , G06F9/30101 , G06F9/3836 , G06F9/3857 , G06F9/3863 , G06F9/3867 , G06F9/3885
摘要： To increase the performance of a pipelined processor executing various classes of instructions, the classes of instructions are executed by respective functional units which are independently controlled and operated in parallel. The classes of instructions include integer instructions, floating point instructions, multiply instructions, and divide instructions. The integer unit, which also performs shift operations, is controlled by the microcode execution unit to handle the wide variety of integer and shift operations included in a complex, variable-length instruction set. The other functional units need only accept a control command to initiate the operation to be performed by the functional unit. The retiring of the results of the instructions need not be controlled by the microcode execution unit, but instead is delegated to a separate retire unit that services a result queue. When the microcode execution unit determines that a new operation is required, an entry is inserted into the result queue. The entry includes all the information needed by the retire unit to retire the result once the result is available from the respective functional unit. The retire unit services the result queue by reading a tag in the entry at the head of the queue to determine the functional unit that is to provide the result. Once the result is available and the destination specified by the entry is also available, the result is retired in accordance with the entry, and the entry is removed from the queue.

3. 发明授权

US6061737A Two-pin distributed ethernet bus architecture 有权
标题翻译：双引脚分布式以太网总线架构
公开(公告)号：US6061737A
公开(公告)日：2000-05-09
申请号：US227800
申请日：1999-01-08
申请人： David B. Fite, Jr. , Elaine H. Fite , Ron Salett
发明人： David B. Fite, Jr. , Elaine H. Fite , Ron Salett
IPC分类号： G06F13/368 , G06F13/00 , H04L12/413 , H04L12/44 , H04L12/46 , H04B3/36
CPC分类号： H04L12/44 , H04L12/4135 , H04L12/46
摘要： An intermodule network bus architecture using only two bus wires to transmit data and module state information. A two-pin bus interface in each network module connected to the bus provides for a distributed arbitration procedure in the event that two or more modules are competing for bus access, and provides a coding scheme under which both data signals and collision announcements are transmitted from module to module through the two-wire bus. The architecture handles multiple distributed repeater modules, as well as other network components such as bridges and routers connected to the same bus. An important aspect of the invention is that multiple bus interfaces function as a distributed state machine, to handle the arbitration process and to provide a consistent framework for detecting and processing data signals and various types of collisions, including receive collisions detected on a single local module port, and transmit collisions involving activity on multiple local ports of one or more modules.
摘要翻译：一种模块化的网络总线结构，仅使用两条总线来传输数据和模块状态信息。连接到总线的每个网络模块中的双引脚总线接口在两个或多个模块竞争总线访问的情况下提供分布式仲裁程序，并提供一种编码方案，在该编码方案下，数据信号和冲突通知都从模块通过双线总线模块。该架构处理多个分布式中继器模块，以及其他网络组件，如连接到同一总线的网桥和路由器。本发明的一个重要方面是多个总线接口用作分布式状态机，以处理仲裁过程并提供用于检测和处理数据信号和各种类型的冲突的一致的框架，包括在单个本地模块上检测到的接收冲突端口，并发送涉及在一个或多个模块的多个本地端口上的活动的冲突。

4. 发明授权

US5963719A Two-pin distributed ethernet bus architecture 失效
公开(公告)号：US5963719A
公开(公告)日：1999-10-05
申请号：US589512
申请日：1996-01-22
申请人： David B. Fite, Jr. , Elaine H. Fite , Ron Salett
发明人： David B. Fite, Jr. , Elaine H. Fite , Ron Salett
IPC分类号： G06F13/368 , G06F13/00 , H04L12/413 , H04L12/44 , H04L12/46
CPC分类号： H04L12/44 , H04L12/4135 , H04L12/46
摘要： An intermodule network bus architecture using only two bus wires to transmit data and module state information. A two-pin bus interface in each network module connected to the bus provides for a distributed arbitration procedure in the event that two or more modules are competing for bus access, and provides a coding scheme under which both data signals and collision announcements are transmitted from module to module through the two-wire bus. The architecture handles multiple distributed repeater modules, as well as other network components such as bridges and routers connected to the same bus. An important aspect of the invention is that multiple bus interfaces function as a distributed state machine, to handle the arbitration process and to provide a consistent framework for detecting and processing data signals and various types of collisions, including receive collisions detected on a single local module port, and transmit collisions involving activity on multiple local ports of one or more modules.

5. 发明授权

US4947358A Normalizer for determining the positions of bits that are set in a mask 失效
标题翻译：用于确定在掩码中设置的位的位置的归一化器
公开(公告)号：US4947358A
公开(公告)日：1990-08-07
申请号：US325928
申请日：1989-03-20
申请人： Virginia C. Lamere , Elaine H. Fite , Francis X. McKeen
发明人： Virginia C. Lamere , Elaine H. Fite , Francis X. McKeen
IPC分类号： G06F7/00 , G06F7/60 , G06F7/74 , G06F7/76 , G06F9/42
CPC分类号： G06F7/74 , G06F7/607
摘要： A normalizer that identifies the bits that are set in input data and generates output signals representing the positions of the set bits in the input data. The normalizer has a device arranged to receive an n-bit signal. Each of the bits of the n-bit signal are either set or clear. The normalizer operates iteratively, and during each iteration: determines an end most set bit; generates a signal representing position information for this end most set bit; and clears the end most set bit that was identified during the immediately previous iteration. The normalizer also includes a novel bit counter that provides a count of the number of bits set in the input data.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式