专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5903195A Automatically ranging phase locked loop circuit for microprocessor clock generation 失效
标题翻译：自动测距锁相环电路，用于微处理器时钟产生
公开(公告)号：US5903195A
公开(公告)日：1999-05-11
申请号：US16848
申请日：1998-01-30
申请人： Eric John Lukes , James David Strom , Dana Marie Woeste
发明人： Eric John Lukes , James David Strom , Dana Marie Woeste
IPC分类号： H03L7/095 , H03L7/099 , H03L7/10 , H03L7/12
CPC分类号： H03L7/095 , H03L7/0995 , H03L7/10 , Y10S331/02
摘要： An improved phase locked loop (PLL) circuit is provided for use in microprocessor clock generation. A ring oscillator provides an output frequency signal. A voltage to current converter converts differential control voltages to a variable reference current applied to the ring oscillator. A range control reference current generator applies a range control reference current to the ring oscillator. A range control operatively controls the range control reference current generator to sequentially change the range control reference current applied to the ring oscillator. A lock detector coupled to the range control compares the output frequency signal and a reference frequency signal and responsive to the compares signals applies a locked signal to the range control. Responsive to an applied locked signal, the range control stops changing ranges. The phase locked loop (PLL) circuit automatically sweeps through multiple frequency subranges responsive to the range control. A control signal is applied to the voltage to current converter for selectively controlling an operational mode of the voltage to current converter from a squelched operational mode to an unsquelched operational mode after a set time period. This control signal also is applied to the range control, so that the range control stops changing ranges.
摘要翻译：提供改进的锁相环（PLL）电路用于微处理器时钟产生。环形振荡器提供输出频率信号。电压 - 电流转换器将差分控制电压转换为施加到环形振荡器的可变参考电流。范围控制参考电流发生器将范围控制参考电流施加到环形振荡器。范围控制可操作地控制距离控制参考电流发生器以顺序地改变施加到环形振荡器的范围控制参考电流。耦合到量程控制的锁定检测器比较输出频率信号和参考频率信号，并且响应于比较信号将锁定信号施加到范围控制。响应于所施加的锁定信号，范围控制停止变化范围。锁相环（PLL）电路根据范围控制自动扫描多个频率子范围。控制信号被施加到电压到电流转换器，用于在设定的时间段之后选择性地将电压/电流转换器的操作模式从压缩操作模式控制到未校准的操作模式。该控制信号也适用于量程控制，使范围控制停止变化范围。

2. 发明授权

US06859092B2 Method and low voltage CMOS circuit for generating voltage and current references 失效
标题翻译：用于产生电压和电流参考的方法和低压CMOS电路
公开(公告)号：US06859092B2
公开(公告)日：2005-02-22
申请号：US10418569
申请日：2003-04-17
申请人： Eric John Lukes , Patrick Lee Rosno , James David Strom , Dana Marie Woeste
发明人： Eric John Lukes , Patrick Lee Rosno , James David Strom , Dana Marie Woeste
IPC分类号： G05F1/46 , G05F1/10 , G05F3/02
CPC分类号： G05F1/46
摘要： A method and a low voltage, complementary metal oxide semiconductor (CMOS) circuit are provided for generating voltage and current references with a low voltage power supply. A voltage generating circuit provides a voltage reference and is formed by a plurality of CMOS transistors and a resistor. An operational amplifier includes a differential pair of CMOS transistors. The first voltage reference is applied to an input of the differential pair of transistors and an output of the differential pair of transistors providing a second voltage reference. The operational amplifier includes a plurality of current reference transistors. A first voltage generating circuit generates a first voltage and a second voltage generating circuit generating a second voltage. The first and second voltage generating circuits are formed by a plurality of CMOS transistors. The generated first and second voltages are applied to the voltage reference generating circuit and current reference transistors.
摘要翻译：提供一种方法和低电压互补金属氧化物半导体（CMOS）电路，用于利用低电压电源产生电压和电流参考。电压产生电路提供电压参考，并由多个CMOS晶体管和电阻器形成。运算放大器包括一对差分CMOS晶体管。第一参考电压被施加到晶体管的差分对的输入和提供第二电压基准的晶体管的差分对的输出。运算放大器包括多个电流参考晶体管。第一电压产生电路产生产生第二电压的第一电压和第二电压产生电路。第一和第二电压产生电路由多个CMOS晶体管形成。产生的第一和第二电压被施加到电压参考产生电路和电流参考晶体管。

3. 发明授权

US06342793B1 Method and system for sending large numbers of CMOS control signals into a separate quiet analog power domain 失效
标题翻译：将大量CMOS控制信号发送到单独的静音模拟电源域的方法和系统
公开(公告)号：US06342793B1
公开(公告)日：2002-01-29
申请号：US09433394
申请日：1999-11-03
申请人： Eric John Lukes , James David Strom , Dana Marie Woeste
发明人： Eric John Lukes , James David Strom , Dana Marie Woeste
IPC分类号： H03K190175
CPC分类号： H03K19/00346 , H03K19/017563
摘要： A CMOS signal transmission system for sending a large amount of CMOS signals into a separate quiet analog power domain. Transmission system comprises a converter sub-system which provides at least another device stage through which noise in the CMOS signals must flow and be attenuated to provide converted CMOS signals and a multiplexer coupled to the converter wherein the multiplexer receives converted CMOS signals from the converter sub-system and also receives delayed path control signals. The converter comprises a constant current source for providing a high level voltage reference and a constant current, two complimentary pass gates, and two sets of components for providing paths to ground from the constant current source through the two complimentary pass gates. When CMOS input signal is high and Complimentary CMOS input signal is low, the pass gate comprising transistors T9 and T1 is on and transistors T8 and T0 are off and connection BSEL is pulled high turning on bipolar transistor Q9 allowing current to flow through Q9 and pulling net SB low and selecting inputs B0, B1 to be transferred to ECL Differential Outputs. Likewise, when CMOS input signal is low and Complimentary CMOS input signal is high, pass gate comprising transistors T8 and T0 is on, and transistors T9 and T1 are off, and connection ASEL is pulled high turning on bipolar transistor Q8 allowing current to flow through Q8 and pulling net SA low and selecting inputs A0, A1 to be transferred to ECL Differential Outputs.
摘要翻译： CMOS信号传输系统，用于将大量的CMOS信号发送到独立的静态模拟电源域。传输系统包括转换器子系统，其提供至少另一个器件级，CMOS信号中的噪声必须通过该器件级流动并被衰减以提供转换的CMOS信号;以及耦合到转换器的多路复用器，其中多路复用器从转换器子接收转换的CMOS信号并且还接收延迟路径控制信号。该转换器包括用于提供高电平电压基准的恒流源和恒定电流两个互补栅极，以及用于通过两个互补栅极从恒定电流源提供到地的路径的两组元件。当CMOS输入信号为高电平且免费CMOS输入信号为低电平时，包括晶体管T9和T1的通过栅导通，晶体管T8和T0断开，并连接BSEL被拉高，双极晶体管Q9导通，允许电流流过Q9并拉动净SB低，并选择输入B0，B1传输到ECL差分输出。同样地，当CMOS输入信号为低电平，并且免费CMOS输入信号为高电平时，包括晶体管T8和T0的通路导通，晶体管T9和T1截止，并且连接ASEL被拉高，导通双极晶体管Q8，允许电流流过 Q8和拉低SA SA，并选择输入A0，A1传输到ECL差分输出。

4. 发明授权

US06232806B1 Multiple-mode clock distribution apparatus and method with adaptive skew compensation 失效
标题翻译：具有自适应偏移补偿的多模式时钟分配装置和方法
公开(公告)号：US06232806B1
公开(公告)日：2001-05-15
申请号：US09177142
申请日：1998-10-21
申请人： Dana Marie Woeste , James David Strom , Bruce George Rudolph
发明人： Dana Marie Woeste , James David Strom , Bruce George Rudolph
IPC分类号： H03K706
CPC分类号： G06F1/10 , H03K5/133 , H03L7/07 , H03L7/0814
摘要： An apparatus and method for distributing a clock signal within circuitry disposed on a number of separate system cards includes a first system card that generates a reference clock signal representative of a fixed delay of a system clock signal. A number of variable clock signals are produced using the system clock signal. Each of a number of system cards separate from the first system card receive one of the variable clock signals. A delay associated with the reference clock signal is typically longer than a delay associated with each of the variable clock signals. The phase of each of the variable clock signals is adjusted to a substantially in-phase relationship with respect to the reference clock signal in response to a phase difference between the reference clock signal an output signal received from each of the separate system cards. Producing each of the variable clock signals may involve selecting between a first delay line and a second delay line, and then producing the variable delay signal using the selected first or second delay line. A delay factor of the non-selected first or second delay line may be changed by varying a resistance and a current of one or more delay elements of the non-selected first or second delay lines. The circuitry is selectably operable in a slave or buffer-type clock repowering mode or an adaptive mode. The variable clock signals and the output signals may respectively comprise low voltage differential signals (LVDS) or CMOS level signals.
摘要翻译：一种用于在设置在多个单独的系统卡上的电路内分配时钟信号的装置和方法包括产生表示系统时钟信号的固定延迟的参考时钟信号的第一系统卡。使用系统时钟信号产生多个可变时钟信号。与第一系统卡分开的多个系统卡中的每一个都接收可变时钟信号之一。与参考时钟信号相关联的延迟通常比与每个可变时钟信号相关联的延迟更长。每个可变时钟信号的相位响应于参考时钟信号从每个单独的系统卡接收的输出信号之间的相位差而相对于参考时钟信号被调整到基本上同相的关系。产生每个可变时钟信号可以包括在第一延迟线和第二延迟线之间进行选择，然后使用所选择的第一或第二延迟线产生可变延迟信号。可以通过改变未选择的第一或第二延迟线的一个或多个延迟元件的电阻和电流来改变未选择的第一或第二延迟线的延迟因子。电路可选择地以从属或缓冲型时钟重新供电模式或自适应模式工作。可变时钟信号和输出信号可以分别包括低电压差分信号（LVDS）或CMOS电平信号。

5. 发明授权

US06218901B1 High speed differential output driver with increased voltage swing and predrive common mode adjustment 有权
标题翻译：高速差分输出驱动器，具有增加的电压摆幅和预调制共模调整
公开(公告)号：US06218901B1
公开(公告)日：2001-04-17
申请号：US09415675
申请日：1999-10-12
申请人： Eric John Lukes , James David Strom , Dana Marie Woeste
发明人： Eric John Lukes , James David Strom , Dana Marie Woeste
IPC分类号： H03F345
CPC分类号： H03F3/45179 , H03F3/3028 , H03F3/45085 , H03F3/45937 , H03F3/505 , H03F3/68 , H03F2203/45476 , H03F2203/45612 , H03F2203/45648 , H03F2203/45696 , H03K19/017563 , H03K19/018528
摘要： A high speed differential output driver is provided with increased voltage swing and predrive common mode adjustment. The high speed differential output driver includes a differential input with a voltage amplifier receiving the differential input signal and a common mode adjustment signal and providing an adjustable voltage amplified signal. An emitter follower is coupled to the voltage amplifier. The emitter follower provides a level shifted voltage amplified signal. A driver is coupled to the emitter follower receiving the level shifted voltage amplified signal and providing a driver output signal.
摘要翻译：提供高速差分输出驱动器，具有增加的电压摆幅和预调制共模调整。高速差分输出驱动器包括具有接收差分输入信号的电压放大器和共模调整信号的差分输入，并提供可调电压放大信号。射极跟随器耦合到电压放大器。射极跟随器提供电平移位电压放大信号。驱动器耦合到接收电平移位电压放大信号的发射极跟随器，并提供驱动器输出信号。

6. 发明授权

US6060939A Digitally controlled differential delay line circuit and method of controlling same 失效
标题翻译：数字控制差动延迟线电路及其控制方法
公开(公告)号：US6060939A
公开(公告)日：2000-05-09
申请号：US176140
申请日：1998-10-21
申请人： Dana Marie Woeste , James David Strom
发明人： Dana Marie Woeste , James David Strom
IPC分类号： H03H11/26 , H03K17/62
CPC分类号： H03H11/265
摘要： An apparatus and method for delaying a signal using a variable delay line circuit. A variable delay line circuit includes first and second delay lines, each including a plurality of delay elements. A multiplexer is coupled to respective outputs of the first and second delay lines and selectively couples the output of one of the first or second delay lines to an output of the multiplexer. A control circuit is coupled to the multiplexer and the first and second delay lines, and controls the multiplexer so as to produce a delayed signal at the multiplexer output using one of the first or second delay lines, and changes a delay factor of the other one of the first or second delay lines by varying a resistance and a current of one or more delay elements of the other one of the first or second delay lines. A reference voltage source is coupled to each of the delay elements and provides a reference voltage maintained at a substantially constant amplitude with respect to the power supply to each of the delay elements. The delayed signal may be a differential signal. Each of the delay elements may include one or more adjustable loads or adjustable current sources. An adjustable load may be implemented using P-FETs. In one embodiment, at least one of the delay elements of the first and second delay lines includes a plurality of selectable delay devices, each of which is associated with one of a plurality of selectable delay factors.
摘要翻译：一种使用可变延迟线电路来延迟信号的装置和方法。可变延迟线电路包括第一和第二延迟线，每条延迟线包括多个延迟元件。多路复用器耦合到第一和第二延迟线的相应输出，并且选择性地将第一或第二延迟线之一的输出耦合到多路复用器的输出。控制电路耦合到多路复用器和第一和第二延迟线，并且控制多路复用器，以便使用第一或第二延迟线之一在多路复用器输出端产生延迟信号，并改变另一个延迟系数的延迟因子通过改变第一或第二延迟线中的另一个的一个或多个延迟元件的电阻和电流来控制第一或第二延迟线。参考电压源耦合到每个延迟元件，并提供相对于每个延迟元件的电源维持在基本上恒定幅度的参考电压。延迟信号可以是差分信号。每个延迟元件可以包括一个或多个可调负载或可调电流源。可以使用P-FET实现可调负载。在一个实施例中，第一和第二延迟线的延迟元件中的至少一个包括多个可选择的延迟装置，每个延迟装置与多个可选择的延迟因子之一相关联。

7. 发明授权

US07760843B2 High frequency divider state correction circuit 失效
标题翻译：高分频器状态校正电路
公开(公告)号：US07760843B2
公开(公告)日：2010-07-20
申请号：US12187517
申请日：2008-08-07
申请人： David William Boerstler , Eric John Lukes , Hiroki Kihara , James David Strom
发明人： David William Boerstler , Eric John Lukes , Hiroki Kihara , James David Strom
IPC分类号： H03K21/00
CPC分类号： H03K21/406 , G06F7/58
摘要： The present invention provides for a self-correcting state circuit. A first flip flop is configured to receive a clock input and a first data input, and to generate a first output in response to the clock input and the first data input. A second flip flop is coupled to the first flip flop and configured to receive the clock input and to receive the first output as a second data input, and to generate a second output in response to the clock input and the first output. A first correction circuit is coupled to the second flip flop and configured to generate a corrected output. A third flip flop is coupled to the first correction circuit and configured to receive the clock input and to receive the corrected output as a third data input, and to generate a third output in response to the clock input and the third data input.
摘要翻译：本发明提供一种自校正状态电路。第一触发器被配置为接收时钟输入和第一数据输入，并且响应于时钟输入和第一数据输入而产生第一输出。第二触发器耦合到第一触发器并且被配置为接收时钟输入并且接收第一输出作为第二数据输入，并且响应于时钟输入和第一输出而产生第二输出。第一校正电路耦合到第二触发器并且被配置为产生校正输出。第三触发器耦合到第一校正电路并且被配置为接收时钟输入并且接收校正的输出作为第三数据输入，并且响应于时钟输入和第三数据输入而产生第三输出。

8. 发明申请

US20080208541A1 Method and Enhanced Phase Locked Loop Circuits for Implementing Effective Testing 审中-公开
标题翻译：用于实现有效测试的方法和增强型锁相环电路
公开(公告)号：US20080208541A1
公开(公告)日：2008-08-28
申请号：US11870159
申请日：2007-10-10
申请人： Michael David Cesky , James David Strom
发明人： Michael David Cesky , James David Strom
IPC分类号： G06F17/50
CPC分类号： G06F17/5063 , H03L7/18 , H03L7/1974
摘要： A method and enhanced phase-locked loop (PLL) circuit enable effective testing of the PLL, and a design structure on which the subject circuit resides is provided. A phase frequency detector generates a differential signal, receiving a reference signal and a feedback signal of an output signal of the PLL circuit. A charge pump is coupled to the phase frequency detector receiving the differential signal. The charge pump applies either negative or positive charge pulses to a low-pass filter, which generates a tuning voltage input applied to a voltage controlled oscillator. A first divider is coupled to the voltage controlled oscillator receives and divides down the VCO output signal, providing the output signal of the PLL circuit. A second divider receives the output signal of the PLL circuit and provides the feedback signal to the phase frequency detector. The output signal of PLL circuit is applied to a clock distribution.
摘要翻译：一种方法和增强的锁相环（PLL）电路能够有效地测试PLL，并且提供主题电路所在的设计结构。相位频率检测器产生差分信号，接收PLL电路的输出信号的参考信号和反馈信号。电荷泵耦合到接收差分信号的相位频率检测器。电荷泵将负电荷或正电荷脉冲施加到低通滤波器，产生施加到压控振荡器的调谐电压输入。第一分频器耦合到压控振荡器接收并分频VCO输出信号，提供PLL电路的输出信号。第二分频器接收PLL电路的输出信号，并将反馈信号提供给相位频率检测器。 PLL电路的输出信号应用于时钟分配。

9. 发明授权

US06239665B1 Method and apparatus for switching in metal insulator metal capacitors and fet tuning capacitors for low noise oscillators 失效
标题翻译：用于切换金属绝缘体金属电容器和用于低噪声振荡器的电子调谐电容器的方法和装置
公开(公告)号：US06239665B1
公开(公告)日：2001-05-29
申请号：US09432673
申请日：1999-11-02
申请人： James David Strom
发明人： James David Strom
IPC分类号： H03B508
CPC分类号： H03B5/1228 , H03B5/1215 , H03B5/1253 , H03B5/1265 , H03J2200/10
摘要： A method and apparatus are provided for switching in metal insulator metal (MIM) capacitors and field effect transistor (FET) tuning capacitors for oscillator circuits. Apparatus for switching in metal-insulator-metal (MIM) capacitors and field effect transistor (FET) tuning capacitors for oscillator circuits includes a first differential oscillator node and a second differential oscillator node. A plurality of metal-insulator-metal (MIM) capacitors are connected to the first differential oscillator nodes and a plurality of metal-insulator-metal (MIM) capacitors are connected to the second differential oscillator nodes. A respective switching transistor is connected in series with an associated one of the metal-insulator-metal (MIM) capacitors. Each switching transistor receives a decoding input and is arranged for providing an open or a ground connection for the associated one of the metal-insulator-metal (MIM) capacitors. A first field effect transistor (FET) tuning capacitor has a gate connected to the first differential oscillator node. A second field effect transistor (FET) tuning capacitor has a gate connected to the second differential oscillator node. Each of the first field effect transistor (FET) tuning capacitor and the second field effect transistor (FET) tuning capacitor having a source and a drain connected together and a control voltage applied to the connected source and drain for varying tuning capacitance.
摘要翻译：提供了用于切换用于振荡器电路的金属绝缘体金属（MIM）电容器和场效应晶体管（FET）调谐电容器的方法和装置。用于切换用于振荡器电路的金属 - 绝缘体金属（MIM）电容器和场效应晶体管（FET）调谐电容器的装置包括第一差分振荡器节点和第二差分振荡器节点。多个金属绝缘体金属（MIM）电容器连接到第一差分振荡器节点，并且多个金属 - 绝缘体金属（MIM）电容器连接到第二差分振荡器节点。相应的开关晶体管与金属 - 绝缘体 - 金属（MIM）电容器中的相关联的一个串联连接。每个开关晶体管接收解码输入，并且被布置成为金属 - 绝缘体 - 金属（MIM）电容器中相关联的一个提供开路或接地连接。第一场效应晶体管（FET）调谐电容器具有连接到第一差分振荡器节点的栅极。第二场效应晶体管（FET）调谐电容器具有连接到第二差分振荡器节点的栅极。第一场效应晶体管（FET）调谐电容器和具有连接在一起的源极和漏极的第二场效应晶体管（FET）调谐电容器以及施加到所连接的源极和漏极的控制电压用于改变调谐电容。

10. 发明授权

US07453293B2 High frequency divider state correction circuit 失效
标题翻译：高分频器状态校正电路
公开(公告)号：US07453293B2
公开(公告)日：2008-11-18
申请号：US11467972
申请日：2006-08-29
申请人： David William Boerstler , Eric John Lukes , Hiroki Kihara , James David Strom
发明人： David William Boerstler , Eric John Lukes , Hiroki Kihara , James David Strom
IPC分类号： H03K21/00 , H03K23/00 , H03K25/00
CPC分类号： H03K21/406 , G06F7/58
摘要： The present invention provides for a self-correcting state circuit. A first flip flop is configured to receive a clock input and a first data input, and to generate a first output in response to the clock input and the first data input. A second flip flop is coupled to the first flip flop and configured to receive the clock input and to receive the first output as a second data input, and to generate a second output in response to the clock input and the first output. A first correction circuit is coupled to the second flip flop and configured to generate a corrected output. A third flip flop is coupled to the first correction circuit and configured to receive the clock input and to receive the corrected output as a third data input, and to generate a third output in response to the clock input and the third data input.
摘要翻译：本发明提供一种自校正状态电路。第一触发器被配置为接收时钟输入和第一数据输入，并且响应于时钟输入和第一数据输入而产生第一输出。第二触发器耦合到第一触发器并且被配置为接收时钟输入并且接收第一输出作为第二数据输入，并且响应于时钟输入和第一输出而产生第二输出。第一校正电路耦合到第二触发器并且被配置为产生校正输出。第三触发器耦合到第一校正电路并且被配置为接收时钟输入并且接收校正的输出作为第三数据输入，并且响应于时钟输入和第三数据输入而产生第三输出。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式