专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20130082668A1 SINGLE-INDUCTOR MULTIPLE-OUTPUT DC TO DC CONVERTER 有权
标题翻译：单电感器多路输出直流到直流转换器
公开(公告)号：US20130082668A1
公开(公告)日：2013-04-04
申请号：US13340746
申请日：2011-12-30
申请人： Chien-Chung Tseng , Eric Soenen , Alan Roth , Justin Shi
发明人： Chien-Chung Tseng , Eric Soenen , Alan Roth , Justin Shi
IPC分类号： G05F1/577
CPC分类号： H02M3/158 , H02M2001/009
摘要： A DC to DC converter includes a switching circuit and a controller. The switching circuit includes an inductor coupled to first and second voltage supply nodes and to a plurality of output loads. The controller is configured to monitor a current through the inductor and to selectively couple the inductor to each of the plurality of output loads such that at least one of the following criteria is met: 1) an average current through the inductor is minimized for the particular output loads coupled to the switching circuit, or 2) minimize a number of times the switching circuit is switched during a charging period for the particular output loads coupled to the switching circuit.
摘要翻译： DC-DC转换器包括开关电路和控制器。开关电路包括耦合到第一和第二电压供应节点和耦合到多个输出负载的电感器。控制器被配置为监测通过电感器的电流并且选择性地将电感器耦合到多个输出负载中的每一个，使得满足以下标准中的至少一个：1）通过电感器的平均电流对于特定的耦合到开关电路的输出负载，或2）在耦合到开关电路的特定输出负载的充电周期期间最小化开关电路切换的次数。

2. 发明授权

US09479051B2 Single-inductor multiple-output DC to DC converter 有权
标题翻译：单电感多输出DC-DC转换器
公开(公告)号：US09479051B2
公开(公告)日：2016-10-25
申请号：US13340746
申请日：2011-12-30
申请人： Chien-Chung Tseng , Eric Soenen , Alan Roth , Justin Shi
发明人： Chien-Chung Tseng , Eric Soenen , Alan Roth , Justin Shi
IPC分类号： G05F1/577 , H02M3/158 , H02M1/00
CPC分类号： H02M3/158 , H02M2001/009
摘要： A DC to DC converter includes a switching circuit and a controller. The switching circuit includes an inductor coupled to first and second voltage supply nodes and to a plurality of output loads. The controller is configured to monitor a current through the inductor and to selectively couple the inductor to each of the plurality of output loads such that at least one of the following criteria is met: 1) an average current through the inductor is minimized for the particular output loads coupled to the switching circuit, or 2) minimize a number of times the switching circuit is switched during a charging period for the particular output loads coupled to the switching circuit.
摘要翻译： DC-DC转换器包括开关电路和控制器。开关电路包括耦合到第一和第二电压供应节点和耦合到多个输出负载的电感器。控制器被配置为监测通过电感器的电流并且选择性地将电感器耦合到多个输出负载中的每一个，使得满足以下标准中的至少一个：1）通过电感器的平均电流对于特定的耦合到开关电路的输出负载，或2）在耦合到开关电路的特定输出负载的充电周期期间最小化开关电路切换的次数。

3. 发明申请

US20090237966A1 DIGITAL CONTROL OF POWER CONVERTERS 有权
标题翻译：电力转换器的数字控制
公开(公告)号：US20090237966A1
公开(公告)日：2009-09-24
申请号：US12197790
申请日：2008-08-25
申请人： Eric Soenen , Alan Roth , Martin Kinyua , Justin Shi
发明人： Eric Soenen , Alan Roth , Martin Kinyua , Justin Shi
IPC分类号： H02M3/00
CPC分类号： H02M3/1588 , H02M2001/0012 , Y02B70/1466
摘要： A system and method for controlling a power converter is presented. An embodiment comprises an analog differential circuit connected to an analog-to-digital converter, and comparing the digital error signal to at least a first threshold value. If the digital error signal is less than the first threshold value, a pulse is generated to control the power converter. Another embodiment includes multiple thresholds that may be compared against the digital error signal.
摘要翻译：提出了一种用于控制功率转换器的系统和方法。实施例包括连接到模拟 - 数字转换器的模拟差分电路，并将数字误差信号与至少第一阈值进行比较。如果数字误差信号小于第一阈值，则产生脉冲以控制功率转换器。另一实施例包括可与数字误差信号进行比较的多个阈值。

4. 发明申请

US20090237959A1 Digital Control of Power Converters 审中-公开
标题翻译：电力转换器数字控制
公开(公告)号：US20090237959A1
公开(公告)日：2009-09-24
申请号：US12134930
申请日：2008-06-06
申请人： Eric Soenen , Alan Roth , Justin Shi , Martin Kinyua
发明人： Eric Soenen , Alan Roth , Justin Shi , Martin Kinyua
IPC分类号： H02M7/00
CPC分类号： H02M3/1588 , H02M2001/0012 , Y02B70/1466
摘要： A system and method for controlling a power converter is presented. An embodiment comprises an analog differential circuit connected to an analog-to-digital converter, a digital pulse generator, and a pre-driver to control the power converter. Another embodiment also includes a digital filter as part of the control loop that may be used to control the loop characteristics of the control circuit. Yet another embodiment replaces the differential circuit with a sigma-delta analog-to-digital modulator and a decimator.
摘要翻译：提出了一种用于控制功率转换器的系统和方法。实施例包括连接到模拟 - 数字转换器的模拟差分电路，数字脉冲发生器和用于控制功率转换器的预驱动器。另一实施例还包括作为可用于控制控制电路的环路特性的控制环路的一部分的数字滤波器。另一个实施例用Σ-Δ模数转换器和抽取器代替了差分电路。

5. 发明申请

US20110089916A1 LDO REGULATORS FOR INTEGRATED APPLICATIONS 有权
标题翻译：集成应用的LDO调节器
公开(公告)号：US20110089916A1
公开(公告)日：2011-04-21
申请号：US12857092
申请日：2010-08-16
申请人： Eric Soenen , Alan Roth , Justin Shi , Ying-Chih Hsu , Guang-Cheng Wang , Wen-Shen Chou
发明人： Eric Soenen , Alan Roth , Justin Shi , Ying-Chih Hsu , Guang-Cheng Wang , Wen-Shen Chou
IPC分类号： G05F1/10
CPC分类号： G05F1/575 , H02M3/07 , H02M2001/0045
摘要： Embodiments of the invention are related to LDO regulators. In an embodiment, an amplifier drives the gate of a master source follower and of at least one slave source follower to form an LDO regulator. In an alternative embodiment, a charge pump drives the master source follower to form the regulator. Additional slave source followers may be used in conjunction with the charge pump and the master source follower to improve the regulator performance. Other embodiments are also disclosed.
摘要翻译：本发明的实施例涉及LDO调节器。在一个实施例中，放大器驱动主源跟随器的栅极和至少一个从源极跟随器的栅极以形成LDO调节器。在替代实施例中，电荷泵驱动主源极跟随器以形成调节器。附加的从源跟随器可以与电荷泵和主源极跟随器一起使用，以改善调节器的性能。还公开了其他实施例。

6. 发明申请

US20110006844A1 Class D Amplifier Control Circuit and Method 有权
标题翻译： D类放大器控制电路及方法
公开(公告)号：US20110006844A1
公开(公告)日：2011-01-13
申请号：US12858310
申请日：2010-08-17
申请人： Eric Soenen , Alan Roth , Justin Shi , Martin Kinyua
发明人： Eric Soenen , Alan Roth , Justin Shi , Martin Kinyua
IPC分类号： H03F3/217
CPC分类号： H03F3/2173
摘要： Circuit and method for a Class D amplifier. In one exemplary embodiment, an audio amplifier is disclosed. A closed loop configuration for driving high and low side driver transistors is provided, each circuit is compatible with advanced sub micron semiconductor processes. The analog time varying input is coupled to one input of a sigma delta analog to digital converter. A feedback signal from the output is also input to the analog to digital converter. A bit stream is output by the analog to digital converter. A decimator receives this bit stream and downconverts the samples to digital values at a lower frequency. A digital filter with adaptable coefficients is used to filter that signal and a digital pulse width modulator then develops an analog differential PWM signal. A predriver inputs the PWM signal and derives the output gating signals to control the high and low side drivers of a Class D amplifier.
摘要翻译： D类放大器的电路和方法。在一个示例性实施例中，公开了一种音频放大器。提供用于驱动高侧和低侧驱动晶体管的闭环配置，每个电路与先进的亚微米半导体工艺兼容。模拟时变输入耦合到Σ-Δ模数转换器的一个输入端。来自输出的反馈信号也被输入到模数转换器。位流由模数转换器输出。抽取器接收该位流，并以较低的频率将样本下变频为数字值。使用具有适应系数的数字滤波器来对该信号进行滤波，并且数字脉宽调制器然后开发模拟差分PWM信号。预驱动器输入PWM信号并导出输出门控信号以控制D类放大器的高侧和低侧驱动器。

7. 发明授权

US07834604B2 Digital control of power converters 有权
标题翻译：电源转换器的数字控制
公开(公告)号：US07834604B2
公开(公告)日：2010-11-16
申请号：US12197790
申请日：2008-08-25
申请人： Eric Soenen , Alan Roth , Martin Kinyua , Justin Shi
发明人： Eric Soenen , Alan Roth , Martin Kinyua , Justin Shi
IPC分类号： G05F1/40
CPC分类号： H02M3/1588 , H02M2001/0012 , Y02B70/1466
摘要： A system and method for controlling a power converter is presented. An embodiment comprises an analog differential circuit connected to an analog-to-digital converter, and comparing the digital error signal to at least a first threshold value. If the digital error signal is less than the first threshold value, a pulse is generated to control the power converter. Another embodiment includes multiple thresholds that may be compared against the digital error signal.
摘要翻译：提出了一种用于控制功率转换器的系统和方法。实施例包括连接到模拟 - 数字转换器的模拟差分电路，并将数字误差信号与至少第一阈值进行比较。如果数字误差信号小于第一阈值，则产生脉冲以控制功率转换器。另一实施例包括可与数字误差信号进行比较的多个阈值。

8. 发明申请

US20100045376A1 CLASS D AMPLIFIER CONTROL CIRCUIT AND METHOD 审中-公开
标题翻译：等级放大器控制电路和方法
公开(公告)号：US20100045376A1
公开(公告)日：2010-02-25
申请号：US12197967
申请日：2008-08-25
申请人： Eric Soenen , Alan Roth , Justin Shi
发明人： Eric Soenen , Alan Roth , Justin Shi
IPC分类号： H03F3/217
CPC分类号： H03F3/2173
摘要： Circuit and method for a Class D amplifier. In one exemplary embodiment, an audio amplifier is disclosed. A closed loop configuration for driving high and low side driver transistors is provided, each circuit is compatible with advanced sub micron semiconductor processes. The analog time varying input is coupled to one input of a sigma delta analog to digital converter. A feedback signal from the output is also input to the analog to digital converter. A bit stream is output by the analog to digital converter. A decimator receives this bit stream and downconverts the samples to digital values at a lower frequency. A digital filter with adaptable coefficients is used to filter that signal and a digital pulse width modulator then develops an analog differential PWM signal. A predriver inputs the PWM signal and derives the output gating signals to control the high and low side drivers of a Class D amplifier.
摘要翻译： D类放大器的电路和方法。在一个示例性实施例中，公开了一种音频放大器。提供用于驱动高侧和低侧驱动晶体管的闭环配置，每个电路与先进的亚微米半导体工艺兼容。模拟时变输入耦合到Σ-Δ模数转换器的一个输入端。来自输出的反馈信号也被输入到模数转换器。位流由模数转换器输出。抽取器接收该位流，并以较低的频率将样本下变频为数字值。使用具有适应系数的数字滤波器来对该信号进行滤波，并且数字脉宽调制器然后开发模拟差分PWM信号。预驱动器输入PWM信号并导出输出门控信号以控制D类放大器的高侧和低侧驱动器。

9. 发明授权

US08324955B2 Level shifter design 有权
标题翻译：电平移位器设计
公开(公告)号：US08324955B2
公开(公告)日：2012-12-04
申请号：US13051343
申请日：2011-03-18
申请人： Alan Roth , Ying-Chih Hsu , Justin Shi , Eric Soenen
发明人： Alan Roth , Ying-Chih Hsu , Justin Shi , Eric Soenen
IPC分类号： H03L5/00
CPC分类号： H03K19/018507 , H03K3/037
摘要： A level shifter receives an input voltage signal and produces an output voltage signal. The level shifter includes a first inverter, configured to operate at a potential difference between a first voltage V1 and a second voltage V2. The output from the invert is capacitively coupled to an input of a latch circuit via a capacitor. The capacitor has a first terminal connected to the output terminal of the first inverter, and further has a second terminal. The level shifter has a resistor connected to a third voltage V3 and to the capacitor for tying the input to the latch circuit to a desired voltage. The latch circuit is configured to operate at a potential difference between a fourth voltage V4 and a fifth voltage V5. The latch has an input node connected to the resistor and the capacitor, and further has an output node connected to an output node of the level shifter.
摘要翻译：电平移位器接收输入电压信号并产生输出电压信号。电平移位器包括第一反相器，其被配置为在第一电压V1和第二电压V2之间的电位差下工作。反相器的输出通过电容电容耦合到锁存电路的输入端。电容器具有连接到第一反相器的输出端子的第一端子，并且还具有第二端子。电平移位器具有连接到第三电压V3的电阻器和用于将输入端连接到锁存电路的电容器以达到期望的电压。闩锁电路被配置为在第四电压V4和第五电压V5之间的电位差下工作。锁存器具有连接到电阻器和电容器的输入节点，并且还具有连接到电平移位器的输出节点的输出节点。

10. 发明授权

US09013341B2 Noise shaping for digital pulse-width modulators 有权
标题翻译：数字脉宽调制器的噪声整形
公开(公告)号：US09013341B2
公开(公告)日：2015-04-21
申请号：US13619034
申请日：2012-09-14
申请人： Eric Soenen , Alan Roth , Martin Kinyua , Justin Shi , Justin Gaither
发明人： Eric Soenen , Alan Roth , Martin Kinyua , Justin Shi , Justin Gaither
IPC分类号： H03M3/00 , H03H17/00
CPC分类号： H03M3/344 , H03H17/00 , H03M3/00 , H03M3/464
摘要： A circuit including an analog-to-digital converter (ADC). The ADC is configured to receive an analog feedback signal and an analog input signal and generate a digital output. The circuit further includes a noise shaper. The noise shaper is configured to truncate the digital output and generate a noise shaper output having a lower number of bits than the digital output, and to shape quantization noise generated during truncation. The circuit further includes a pulse width modulation digital-to-analog converter (PWM DAC). The PWM DAC configured to process the truncated digital output of the noise shaper output and generate a PWM DAC output.
摘要翻译：包括模数转换器（ADC）的电路。 ADC配置为接收模拟反馈信号和模拟输入信号并产生数字输出。电路还包括噪声整形器。噪声整形器被配置为截断数字输出并产生具有比数字输出低的位数的噪声整形器输出，并且形成在截断期间产生的量化噪声。电路还包括脉宽调制数模转换器（PWM DAC）。 PWM DAC被配置为处理噪声整形器输出的截断数字输出并产生PWM DAC输出。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式