会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Direct memory access transfer completion notification
    • 直接内存访问传输完成通知
    • US07890597B2
    • 2011-02-15
    • US11829317
    • 2007-07-27
    • Charles J. ArcherMichael A. BlocksomeJeffrey J. Parker
    • Charles J. ArcherMichael A. BlocksomeJeffrey J. Parker
    • G06F15/167
    • G06F9/544
    • Methods, systems, and products are disclosed for DMA transfer completion notification that include: inserting, by an origin DMA on an origin node in an origin injection FIFO, a data descriptor for an application message; inserting, by the origin DMA, a reflection descriptor in the origin injection FIFO, the reflection descriptor specifying a remote get operation for injecting a completion notification descriptor in a reflection injection FIFO on a reflection node; transferring, by the origin DMA to a target node, the message in dependence upon the data descriptor; in response to completing the message transfer, transferring, by the origin DMA to the reflection node, the completion notification descriptor in dependence upon the reflection descriptor; receiving, by the origin DMA from the reflection node, a completion packet; and notifying, by the origin DMA in response to receiving the completion packet, the origin node's processing core that the message transfer is complete.
    • 公开了用于DMA传输完成通知的方法,系统和产品,其包括:通过原始注入FIFO中的原始节点上的原始DMA插入应用消息的数据描述符; 由原点DMA插入原始注入FIFO中的反射描述符,反射描述符指定用于在反射节点上的反射注入FIFO中注入完成通知描述符的远程获取操作; 根据数据描述符将原始DMA传送到目标节点消息; 响应于完成消息传送,根据反射描述符将源DMA传送到反射节点,完成通知描述符; 通过来自反射节点的原点DMA接收完成分组; 并且由原始DMA响应于接收完成分组通知消息传送完成的原始节点的处理核心。
    • 2. 发明申请
    • Replenishing Data Descriptors in a DMA Injection FIFO Buffer
    • 在DMA注入FIFO缓冲区中补充数据描述符
    • US20100268852A1
    • 2010-10-21
    • US11755501
    • 2007-05-30
    • Charles J ArcherMichael A. BlocksomeBob R. CernohousPhilip HeidelbergerSameer KumarJeffrey J. Parker
    • Charles J ArcherMichael A. BlocksomeBob R. CernohousPhilip HeidelbergerSameer KumarJeffrey J. Parker
    • G06F13/28
    • G06F13/28
    • Methods, apparatus, and products are disclosed for replenishing data descriptors in a Direct Memory Access (‘DMA’) injection first-in-first-out (‘FIFO’) buffer that include: determining, by a messaging module on an origin compute node, whether a number of data descriptors in a DMA injection FIFO buffer exceeds a predetermined threshold, each data descriptor specifying an application message for transmission to a target compute node; queuing, by the messaging module, a plurality of new data descriptors in a pending descriptor queue if the number of the data descriptors in the DMA injection FIFO buffer exceeds the predetermined threshold; establishing, by the messaging module, interrupt criteria that specify when to replenish the injection FIFO buffer with the plurality of new data descriptors in the pending descriptor queue; and injecting, by the messaging module, the plurality of new data descriptors into the injection FIFO buffer in dependence upon the interrupt criteria.
    • 公开了用于在直接存储器访问(“DMA”)注入先进先出('FIFO')缓冲器中补充数据描述符的方法,装置和产品,其包括:由原始计算节点 无论DMA注入FIFO缓冲器中的多个数据描述符是否超过预定阈值,每个数据描述符指定用于传输到目标计算节点的应用消息; 如果DMA注入FIFO缓冲器中的数据描述符的数量超过预定阈值,则由消息接发模块排队等待描述符队列中的多个新数据描述符; 由所述消息传递模块建立中断标准,所述中断标准指定何时用所述待处理描述符队列中的所述多个新数据描述符补充所述注入FIFO缓冲器; 以及根据所述中断标准,由所述消息收发模块将所述多个新数据描述符注入到所述注入FIFO缓冲器中。
    • 3. 发明授权
    • Direct memory access transfer completion notification
    • 直接内存访问传输完成通知
    • US07779173B2
    • 2010-08-17
    • US11754719
    • 2007-05-29
    • Charles J. ArcherMichael A. BlocksomeJeffrey J. Parker
    • Charles J. ArcherMichael A. BlocksomeJeffrey J. Parker
    • G06F13/28G06F13/00
    • G06F13/28
    • Methods, apparatus, and products are disclosed for DMA transfer completion notification that include: inserting, by an origin DMA engine on an origin compute node in an injection FIFO buffer, a data descriptor for an application message to be transferred to a target compute node on behalf of an application on the origin compute node; inserting, by the origin DMA engine, a completion notification descriptor in the injection FIFO buffer after the data descriptor for the message, the completion notification descriptor specifying an address of a completion notification field in application storage for the application; transferring, by the origin DMA engine to the target compute node, the message in dependence upon the data descriptor; and notifying, by the origin DMA engine, the application that the transfer of the message is complete, including performing a local direct put operation to store predesignated notification data at the address of the completion notification field.
    • 公开了用于DMA传输完成通知的方法,装置和产品,其包括:通过在注入FIFO缓冲器中的原始计算节点上的原始DMA引擎将要传送到目标计算节点的应用消息的数据描述符 代表原始计算节点上的应用程序; 由原始DMA引擎在消息的数据描述符之后插入注入FIFO缓冲器中的完成通知描述符,完成通知描述符指定应用程序的应用程序存储中的完成通知字段的地址; 根据数据描述符将原始DMA引擎传送到目标计算节点消息; 并且由原始DMA引擎通知消息传送完成的应用,包括执行本地直接放置操作以将预定指定的通知数据存储在完成通知字段的地址处。
    • 5. 发明申请
    • Internode Data Communications In A Parallel Computer
    • 并行计算机中的国际数据通信
    • US20130117764A1
    • 2013-05-09
    • US13290642
    • 2011-11-07
    • Charles J. ArcherMichael A. BlocksomeDouglas R. MillerJeffrey J. ParkerJoseph D. RattermanBrian E. Smith
    • Charles J. ArcherMichael A. BlocksomeDouglas R. MillerJeffrey J. ParkerJoseph D. RattermanBrian E. Smith
    • G06F9/46
    • G06F9/544
    • Internode data communications in a parallel computer that includes compute nodes that each include main memory and a messaging unit, the messaging unit including computer memory and coupling compute nodes for data communications, in which, for each compute node at compute node boot time: a messaging unit allocates, in the messaging unit's computer memory, a predefined number of message buffers, each message buffer associated with a process to be initialized on the compute node; receives, prior to initialization of a particular process on the compute node, a data communications message intended for the particular process; and stores the data communications message in the message buffer associated with the particular process. Upon initialization of the particular process, the process establishes a messaging buffer in main memory of the compute node and copies the data communications message from the message buffer of the messaging unit into the message buffer of main memory.
    • 并行计算机中的国际数据通信包括计算节点,每个计算节点包括主存储器和消息传送单元,消息传送单元包括计算机存储器和耦合用于数据通信的计算节点,其中针对计算节点启动时的每个计算节点:消息 单元在消息接发单元的计算机存储器中分配预定数量的消息缓冲器,每个消息缓冲器与在计算节点上被初始化的进程相关联; 在计算节点上的特定进程的初始化之前接收用于该特定进程的数据通信消息; 并将数据通信消息存储在与特定进程相关联的消息缓冲器中。 在特定进程的初始化时,该过程在计算节点的主存储器中建立消息缓存器,并将数据通信消息从消息传送单元的消息缓冲器复制到主存储器的消息缓冲器中。
    • 6. 发明授权
    • Replenishing data descriptors in a DMA injection FIFO buffer
    • 在DMA注入FIFO缓冲区中补充数据描述符
    • US08037213B2
    • 2011-10-11
    • US11755501
    • 2007-05-30
    • Charles J. ArcherMichael A. BlocksomeBob R. CernohousPhilip HeidelbergerSameer KumarJeffrey J. Parker
    • Charles J. ArcherMichael A. BlocksomeBob R. CernohousPhilip HeidelbergerSameer KumarJeffrey J. Parker
    • G06F3/00H04L12/28
    • G06F13/28
    • Methods, apparatus, and products are disclosed for replenishing data descriptors in a Direct Memory Access (‘DMA’) injection first-in-first-out (‘FIFO’) buffer that include: determining, by a messaging module on an origin compute node, whether a number of data descriptors in a DMA injection FIFO buffer exceeds a predetermined threshold, each data descriptor specifying an application message for transmission to a target compute node; queuing, by the messaging module, a plurality of new data descriptors in a pending descriptor queue if the number of the data descriptors in the DMA injection FIFO buffer exceeds the predetermined threshold; establishing, by the messaging module, interrupt criteria that specify when to replenish the injection FIFO buffer with the plurality of new data descriptors in the pending descriptor queue; and injecting, by the messaging module, the plurality of new data descriptors into the injection FIFO buffer in dependence upon the interrupt criteria.
    • 公开了用于在直接存储器访问(“DMA”)注入先进先出('FIFO')缓冲器中补充数据描述符的方法,装置和产品,其包括:由原始计算节点 无论DMA注入FIFO缓冲器中的多个数据描述符是否超过预定阈值,每个数据描述符指定用于传输到目标计算节点的应用消息; 如果DMA注入FIFO缓冲器中的数据描述符的数量超过预定阈值,则由消息接发模块排队等待描述符队列中的多个新数据描述符; 由所述消息传递模块建立中断标准,所述中断标准指定何时用所述待处理描述符队列中的所述多个新数据描述符补充所述注入FIFO缓冲器; 以及根据所述中断标准,由所述消息收发模块将所述多个新数据描述符注入到所述注入FIFO缓冲器中。
    • 9. 发明授权
    • Internode data communications in a parallel computer
    • 并行计算机中的国际数据通信
    • US08528004B2
    • 2013-09-03
    • US13290642
    • 2011-11-07
    • Charles J. ArcherMichael A. BlocksomeDouglas R. MillerJeffrey J. ParkerJoseph D. RattermanBrian E. Smith
    • Charles J. ArcherMichael A. BlocksomeDouglas R. MillerJeffrey J. ParkerJoseph D. RattermanBrian E. Smith
    • G06F3/00G06F9/44G06F9/46G06F13/00
    • G06F9/544
    • Internode data communications in a parallel computer that includes compute nodes that each include main memory and a messaging unit, the messaging unit including computer memory and coupling compute nodes for data communications, in which, for each compute node at compute node boot time: a messaging unit allocates, in the messaging unit's computer memory, a predefined number of message buffers, each message buffer associated with a process to be initialized on the compute node; receives, prior to initialization of a particular process on the compute node, a data communications message intended for the particular process; and stores the data communications message in the message buffer associated with the particular process. Upon initialization of the particular process, the process establishes a messaging buffer in main memory of the compute node and copies the data communications message from the message buffer of the messaging unit into the message buffer of main memory.
    • 并行计算机中的国际数据通信包括计算节点,每个计算节点包括主存储器和消息传送单元,消息传送单元包括计算机存储器和耦合用于数据通信的计算节点,其中针对计算节点启动时的每个计算节点:消息 单元在消息接发单元的计算机存储器中分配预定数量的消息缓冲器,每个消息缓冲器与在计算节点上被初始化的进程相关联; 在计算节点上的特定进程的初始化之前接收用于该特定进程的数据通信消息; 并将数据通信消息存储在与特定进程相关联的消息缓冲器中。 在特定进程的初始化时,该过程在计算节点的主存储器中建立消息缓存器,并将数据通信消息从消息传送单元的消息缓冲器复制到主存储器的消息缓冲器中。