会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 9. 发明授权
    • TFT substrate for liquid crystal display apparatus and method of manufacturing the same
    • 液晶显示装置用TFT基板及其制造方法
    • US07304383B2
    • 2007-12-04
    • US10535304
    • 2003-10-27
    • Beom-Seok ChoChang-Oh Jeong
    • Beom-Seok ChoChang-Oh Jeong
    • H01L23/48H01L23/52H01L29/40
    • H01L29/4908C22C9/00G02F1/133345G02F1/136286H01L27/12H01L27/124H01L27/1288H01L29/66765
    • There are provided a TFT substrate for an LCD apparatus and a method of manufacturing the same. A substrate (10), a diffusion barrier layer (11) and a copper alloy layer (12) are formed on the TFT substrate, consecutively. The copper alloy includes a material from about 0.5 at % to about 15 at % to form a gate wiring layer. The material is used to form the diffusion barrier layer (11). A compound that comprises a material such as Zr, Ti, Hf, V, Ta, Ni, Cr, Nb, Co, Mn, Mo, W, Rh, Pd, Pt, etc. is deposited on the diffusion barrier layer (11) to a thickness from about 50 Å to about 5,000 Å. The deposited compound is then heat treated to convert the deposited compound into a silicide compound (11b). The transistor substrate has low resistance and high conductance. Also, etching process is simplified, and a mutual diffusion is prevented by means of the thin diffusion barrier layer.
    • 提供了一种用于LCD装置的TFT基板及其制造方法。 连续地在TFT基板上形成基板(10),扩散阻挡层(11)和铜合金层(12)。 铜合金包括约0.5at%至约15at%的材料以形成栅极布线层。 该材料用于形成扩散阻挡层(11)。 包含诸如Zr,Ti,Hf,V,Ta,Ni,Cr,Nb,Co,Mn,Mo,W,Rh,Pd,Pt等材料的化合物沉积在扩散阻挡层(11)上, 至约50至约5000的厚度。 然后将沉积的化合物进行热处理以将沉积的化合物转化为硅化物(11b)。 晶体管衬底具有低电阻和高电导率。 此外,简化了蚀刻工艺,并且通过薄的扩散阻挡层来防止相互扩散。
    • 10. 发明申请
    • Manufacturing of thin film transistor array panel
    • 制造薄膜晶体管阵列面板
    • US20070082434A1
    • 2007-04-12
    • US11540131
    • 2006-09-29
    • Yang-Ho BaeChang-Oh JeongJe-Hun LeeBeom-Seok Cho
    • Yang-Ho BaeChang-Oh JeongJe-Hun LeeBeom-Seok Cho
    • H01L21/84H01L21/00
    • H01L27/1288H01L27/1214
    • The present invention relates to a manufacturing method of a thin film transistor array panel. the method includes forming a gate line including a gate electrode on a substrate, forming a first insulating layer on the gate line, forming a semiconductor layer on the first insulating layer, forming an ohmic contact on the semiconductor layer, forming a data line including a source electrode and a drain electrode on the ohmic contact, depositing a second insulating layer, forming a first photoresist on the second insulating layer, etching the second insulating layer and the first insulating layer using the first photoresist as an etching mask to expose a portion of the drain electrode and a portion of the substrate, forming a pixel electrode connected to an exposed portion of the drain electrode using selective deposition, and removing the first photoresist.
    • 本发明涉及薄膜晶体管阵列面板的制造方法。 该方法包括在基板上形成包括栅电极的栅极线,在栅极线上形成第一绝缘层,在第一绝缘层上形成半导体层,在半导体层上形成欧姆接触,形成数据线, 源电极和漏电极,沉积第二绝缘层,在第二绝缘层上形成第一光致抗蚀剂,使用第一光致抗蚀剂蚀刻第二绝缘层和第一绝缘层作为蚀刻掩模,以暴露部分 所述漏电极和所述衬底的一部分,使用选择性沉积形成连接到所述漏极的暴露部分的像素电极,以及去除所述第一光致抗蚀剂。