专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07804917B2 Clear channel assessment method and system for ultra wideband OFDM 有权
标题翻译：用于超宽带OFDM的清晰信道评估方法和系统
公开(公告)号：US07804917B2
公开(公告)日：2010-09-28
申请号：US11532097
申请日：2006-09-14
申请人： Catherine A. French , Ruoyang Lu , Hung C. Nguyen
发明人： Catherine A. French , Ruoyang Lu , Hung C. Nguyen
IPC分类号： H03K9/00 , H04L27/00
CPC分类号： H04L5/023 , H04B1/719 , H04B2001/7154 , H04L27/2601 , H04W24/00
摘要： An ultra-wideband clear channel assessment system uses a double-window energy technique for energy detection, which indicates a clear or busy channel.
摘要翻译：超宽带清晰通道评估系统使用双窗口能量技术进行能量检测，这表示一个清晰或繁忙的通道。

2. 发明授权

US07986736B2 Ultra wideband baseband chip with intelligent array radio and method of use thereof 有权
标题翻译：具有智能阵列无线电的超宽带基带芯片及其使用方法
公开(公告)号：US07986736B2
公开(公告)日：2011-07-26
申请号：US11467914
申请日：2006-08-28
申请人： Hung C. Nguyen , Catherine A. French , Jayesh Desai , Ruoyang Lu , Ali D. Pirooz
发明人： Hung C. Nguyen , Catherine A. French , Jayesh Desai , Ruoyang Lu , Ali D. Pirooz
IPC分类号： H04K1/10
CPC分类号： H04L1/0072 , H04B1/71637 , H04B1/7183 , H04L5/023 , H04L27/2656 , H04L27/2657 , H04L27/2662
摘要： An ultra wideband receiver, based on multiband orthogonal frequency division multiplexing (MB-OFDM), combines digital data from multiple channels after signal processing and before decoding. The receiver provides a master controller that synthesizes packet synchronization, frame synchronization, and sampling frequency offset information from multiple channels into signals that simultaneously control all channels of the receiver.
摘要翻译：基于多频带正交频分复用（MB-OFDM）的超宽带接收机在信号处理和解码之前组合来自多个信道的数字数据。接收机提供一个主控制器，它将分组同步，帧同步和从多个信道的采样频率偏移信息合成到同时控制接收机的所有信道的信号中。

3. 发明授权

US07551907B2 Digital automatic gain control with parallel/serial interface for multiple antenna ultra wideband OFDM system 有权
标题翻译：用于多天线超宽带OFDM系统的并行/串行接口的数字自动增益控制
公开(公告)号：US07551907B2
公开(公告)日：2009-06-23
申请号：US11423145
申请日：2006-06-08
申请人： Catherine A. French , Ruoyang Lu , Jayesh Desai , Can Tri Nguyen , Hung C. Nguyen , John Tero
发明人： Catherine A. French , Ruoyang Lu , Jayesh Desai , Can Tri Nguyen , Hung C. Nguyen , John Tero
IPC分类号： H04Q7/00
CPC分类号： H03G3/3078 , H03F2200/294 , H04L27/2647
摘要： The invention enables automatic gain control in ultra wideband applications over multiple channels and frequency bands.
摘要翻译：本发明实现了在多个频道和频带上的超宽带应用中的自动增益控制。

4. 发明授权

US07433414B2 Intelligent array radio architecture 有权
标题翻译：智能阵列无线电架构
公开(公告)号：US07433414B2
公开(公告)日：2008-10-07
申请号：US11022199
申请日：2004-12-21
申请人： Hung C. Nguyen , Jifeng Geng , Ruoyang Lu , Catherine A. French
发明人： Hung C. Nguyen , Jifeng Geng , Ruoyang Lu , Catherine A. French
IPC分类号： H04K1/10
CPC分类号： H04B7/0854
摘要： A receiver sets weights for an antenna array according to a series of algorithms including an energy algorithm, a least squares algorithm and a least mean square algorithm.
摘要翻译：接收机根据包括能量算法，最小二乘算法和最小均方算法的一系列算法来设置天线阵列的权重。

5. 发明授权

US07542516B2 Synchronization method for symbol boundary detection in UWB-OFDM 有权
标题翻译： UWB-OFDM中符号边界检测的同步方法
公开(公告)号：US07542516B2
公开(公告)日：2009-06-02
申请号：US11288879
申请日：2005-11-28
申请人： Ali D. Pirooz , Catherine A. French , Jayesh Desai , Hung C. Nguyen
发明人： Ali D. Pirooz , Catherine A. French , Jayesh Desai , Hung C. Nguyen
IPC分类号： H04K1/10
CPC分类号： H04L27/2656 , H04B1/7183 , H04L27/2662 , H04L27/2679
摘要： A method is presented for packet detection and symbol boundary location using a two-step sign correlation procedure. When the correlation crosses a threshold, a packet detection signal is generated to initiate processing of downstream blocks, and a symbol boundary location signal is generated for use in aligning data during processing.
摘要翻译：提出了一种使用两步符号相关程序的分组检测和符号边界位置的方法。当相关性超过阈值时，产生分组检测信号以启动下游块的处理，并且生成用于在处理期间对准数据的符号边界位置信号。

6. 发明授权

US5532693A Adaptive data compression system with systolic string matching logic 失效
标题翻译：具有收缩字符串匹配逻辑的自适应数据压缩系统
公开(公告)号：US5532693A
公开(公告)日：1996-07-02
申请号：US259760
申请日：1994-06-13
申请人： Kel D. Winters , Patrick A. Owsley , Catherine A. French , Robert M. Bode , Peter S. Feeley
发明人： Kel D. Winters , Patrick A. Owsley , Catherine A. French , Robert M. Bode , Peter S. Feeley
IPC分类号： G06F7/02 , G06T9/00 , H03K3/037 , H03K3/356 , H03M7/30
CPC分类号： G06F7/02 , G06T9/005 , H03K3/037 , H03K3/356156 , H03M7/3086
摘要： An adaptive lossless data compression system with systolic string matching logic performs compression and decompression at the maximum rate of one symbol per clock cycle. The adaptive data compression system uses an improvement of the LZ1 algorithm. A content addressable memory (CAM) is used to store the last n input symbols. The CAM is stationary, stored data is not shifted throughout the CAM, but rather the CAM is used as a circular queue controlled by a Write Address Pointer Counter (WREN). During a compression operation, a new input symbol may be written to the CAM on each clock cycle, while simultaneously the rest of the CAM is searched for the input symbol. Associated with each word of the CAM array is a String Match State Machine (SMSM) and, an address logic module (ALM). These modules detect the occurrence of strings stored in the CAM array that match the current input string and report the address of the longest matching string nearest to the Write Address Pointer. The SMSM modules constitute a systolic logic array, where state information is shifted synchronously in the direction of the Write Address Pointer. The strings are represented by a string code which includes a length value, representing the length of the string, and a position value, representing the position in the CAM of the beginning of the string. During a decompression operation, the single symbols and string codes are input to the system. The symbols are stored in the CAM and the control logic outputs the decompressed data symbols using the stored data and the string codes.
摘要翻译：具有收缩串匹配逻辑的自适应无损数据压缩系统以每个时钟周期的一个符号的最大速率执行压缩和解压缩。自适应数据压缩系统使用LZ1算法的改进。内容可寻址存储器（CAM）用于存储最后n个输入符号。 CAM是静止的，存储的数据不会在整个CAM中移动，而是CAM被用作由写地址指针计数器（WREN）控制的循环队列。在压缩操作期间，可以在每个时钟周期将新的输入符号写入CAM，同时搜索CAM的其余部分来输入符号。与CAM阵列的每个单词相关联的是字符串匹配状态机（SMSM）和地址逻辑模块（ALM）。这些模块检测存储在CAM阵列中与当前输入字符串相匹配的字符串的出现，并报告最接近写入地址指针的最长匹配字符串的地址。 SMSM模块构成收缩逻辑阵列，其中状态信息在写地址指针的方向上同步移位。字符串由字符串代码表示，字符串代码包括表示字符串长度的长度值和表示字符串开头的CAM中的位置的位置值。在解压缩操作期间，单个符号和字符串代码被输入到系统。符号存储在CAM中，控制逻辑使用存储的数据和字符串代码来输出解压缩的数据符号。

7. 发明授权

US08139698B2 Dual correlation frame synchronization system and method 有权
标题翻译：双相关帧同步系统和方法
公开(公告)号：US08139698B2
公开(公告)日：2012-03-20
申请号：US12116186
申请日：2008-05-06
申请人： Catherine A. French , Jayesh Desai
发明人： Catherine A. French , Jayesh Desai
IPC分类号： H04L7/04 , H04L27/06 , H04J3/06
CPC分类号： H04L27/2656 , H04L27/2675
摘要： A system and method utilize a dual correlation, one for the synchronization pattern (sync correlation) and one for the channel equalization pattern (CE correlation), to determine where the channel equalization pattern starts and thus establish frame synchronization. The system and method compare the two correlations and decides on the start of the channel equalization symbols when the CE correlation is larger than the sync correlation.
摘要翻译：系统和方法利用双重相关，一个用于同步模式（同步相关），一个用于信道均衡模式（CE相关），以确定信道均衡模式开始的位置，从而建立帧同步。该系统和方法比较两个相关性，并且当CE相关性大于同步相关时，决定信道均衡符号的开始。

8. 发明授权

US07624327B2 Fast decoder and method for front end of convolutionally encoded information stream 有权
标题翻译：快速解码器和卷积编码信息流前端的方法
公开(公告)号：US07624327B2
公开(公告)日：2009-11-24
申请号：US11278536
申请日：2006-04-03
申请人： Catherine A. French
发明人： Catherine A. French
IPC分类号： H03M13/00
CPC分类号： H03M13/23 , H03M13/41 , H03M13/45 , H03M13/456
摘要： A system and method enable the fast decoding of a front end of data (e.g., a header) that is convolutionally encoded by treating the front end as a block code. The system and method receive the convolutionally encoded data; extract a finite sized block from the data; and decode the extracted block using a block error correction decoding method. A Viterbi decoder can then be used to decode the remainder of the encoded data based on the decoded block.
摘要翻译：一种系统和方法能够通过将前端处理为块代码来卷积编码的数据前端（例如，报头）的快速解码。系统和方法接收卷积编码数据; 从数据中提取有限大小的块; 并使用块纠错解码方法解码提取的块。然后可以使用维特比解码器来基于解码块对编码数据的其余部分进行解码。

9. 发明授权

US5396502A Single-stack implementation of a Reed-Solomon encoder/decoder 失效
标题翻译： Reed-Solomon编码器/解码器的单栈实现
公开(公告)号：US5396502A
公开(公告)日：1995-03-07
申请号：US911153
申请日：1992-07-09
申请人： Patrick A. Owsley , Torkjell Berge , Catherine A. French
发明人： Patrick A. Owsley , Torkjell Berge , Catherine A. French
IPC分类号： G06F11/10 , G06F7/72 , H03M13/00 , H03M13/01 , H03M13/15
CPC分类号： H03M13/15 , G06F7/726
摘要： The present invention is for a Error Correction Unit (ECU) that uses a single stack architecture for the generation, reduction and evaluation of the polynomials involved in the correction of a Reed-Solomon code. The circuit uses the same hardware to generate the syndromes, reduce the .OMEGA.(x) and .LAMBDA.(x) polynomials and evaluate the .OMEGA.(x) and .LAMBDA.(x) polynomials. Some of the specifics involved in calculating and reducing the polynomials mentioned above are novel as well. First, the implementation of the general Galois field multiplier is new and faster than previous implementations. Second, the circuit for implementing the Galois field inverse function has not appeared in prior art designs. Third, a novel method of generating the .OMEGA.(x) and .LAMBDA.(x) polynomials (including alignment of these polynomials prior to evaluation) is utilized. Fourth, corrections are performed in the same order as they are received using a premultiplication step prior to evaluation. Fifth, a novel method of implementing flags for uncorrectable errors is used. Sixth, the ECU is data driven in that nothing happens if no data is present. Finally, interleaved data is handled internally to the chip.
摘要翻译：本发明涉及一种误差校正单元（ECU），该纠错单元使用单个堆叠架构来生成，减少和评估涉及Reed-Solomon码校正的多项式。该电路使用相同的硬件来产生综合征，减少OMEGA（x）和LAMBDA（x）多项式，并评估OMEGA（x）和LAMBDA（x）多项式。计算和减少上述多项式的一些细节也是新颖的。首先，一般Galois域乘法器的实现是比以前的实现新的和更快的。其次，用于实现伽罗瓦域反函数的电路在现有技术设计中没有出现。第三，利用生成OMEGA（x）和LAMBDA（x）多项式（包括评估之前这些多项式的对齐）的新方法。第四，在评估之前使用预乘步骤以与它们接收的顺序相同的顺序进行校正。第五，使用了一种用于实现不可校正错误的标志的新方法。第六，ECU是数据驱动的，因为没有数据存在，没有任何反应。最后，交织数据在芯片内部处理。

10. 发明申请

US20090257483A1 DUAL CORRELATION FRAME SYNCHRONIZATION SYSTEM AND METHOD 有权
标题翻译：双相关帧同步系统及方法
公开(公告)号：US20090257483A1
公开(公告)日：2009-10-15
申请号：US12116186
申请日：2008-05-06
申请人： Catherine A. French , Jayesh Desai
发明人： Catherine A. French , Jayesh Desai
IPC分类号： H04L27/01
CPC分类号： H04L27/2656 , H04L27/2675
摘要： A system and method utilize a dual correlation, one for the synchronization pattern (sync correlation) and one for the channel equalization pattern (CE correlation), to determine where the channel equalization pattern starts and thus establish frame synchronization. The system and method compare the two correlations and decides on the start of the channel equalization symbols when the CE correlation is larger than the sync correlation.
摘要翻译：系统和方法利用双重相关，一个用于同步模式（同步相关），一个用于信道均衡模式（CE相关），以确定信道均衡模式开始的位置，从而建立帧同步。该系统和方法比较两个相关性，并且当CE相关性大于同步相关时，决定信道均衡符号的开始。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式