专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08213420B2 Cascade system for network units 有权
标题翻译：级联系统为网络单元
公开(公告)号：US08213420B2
公开(公告)日：2012-07-03
申请号：US11857512
申请日：2007-09-19
申请人： Bryan J Donoghue , Quang T Tran , Eugene O'Neill , David J Law , Paul J Moran , Edele O'Malley , Jerome Nolan , Kam Choi , Maunte A Goodfellow
发明人： Bryan J Donoghue , Quang T Tran , Eugene O'Neill , David J Law , Paul J Moran , Edele O'Malley , Jerome Nolan , Kam Choi , Maunte A Goodfellow
IPC分类号： H04L12/50
CPC分类号： H04L12/433
摘要： A network stack includes a plurality of network units each of which includes a multiplicity of ports for receiving and forwarding addressed data packets, at least two cascade ports and a switching engine for forwarding received packets to at least one port in accordance with address data in the packets and a cascade connection including, for each of two opposite directions around the stack, at least one unidirectional path for data packets composed of links each between a respective cascade port on a network unit and a corresponding cascade port on the next network unit.
摘要翻译：网络堆栈包括多个网络单元，每个网络单元包括用于接收和转发寻址的数据分组的多个端口，至少两个级联端口和用于根据所述数据分组中的地址数据将接收的分组转发到至少一个端口的交换引擎分组和级联连接包括针对堆叠周围的两个相反方向中的每一个，至少一个用于由网络单元上的相应级联端口和下一个网络单元上的对应级联端口之间的链路组成的数据分组的单向路径。

2. 发明授权

US07289496B2 Cascade system for network units 有权
标题翻译：级联系统为网络单元
公开(公告)号：US07289496B2
公开(公告)日：2007-10-30
申请号：US10067738
申请日：2002-02-08
申请人： Bryan J Donoghue , Quang T Tran , Eugene O'Neill , David J Law , Paul J Moran , Edele O'Malley , Jerome Nolan , Kam Choi , Maurice A Goodfellow
发明人： Bryan J Donoghue , Quang T Tran , Eugene O'Neill , David J Law , Paul J Moran , Edele O'Malley , Jerome Nolan , Kam Choi , Maurice A Goodfellow
IPC分类号： H04L12/50
CPC分类号： H04L12/433
摘要： Network units such as switches for use in a cascaded stack are organised to provide a cascade connection in the form of a dual unidirectional connection so that, in its ordinary configuration, there is at least one and preferably more than one unidirectional ring for each direction around the cascade, each ring including a respective port on each unit. For each ring, each port on a unit is connected by a respective link to a corresponding port on the preceding unit and the following unit. The units provide a self-healing operation in the event of various kinds of operational failure. The self-healing operation includes loop-back of packets in units adjacent the failure and bypass of a packet switching process for other units. The units include control logic for passing control frames containing status information relating to the units and links between them and for co-operation with a CPU to control a switching engine to perform the self-healing operation in accordance with that status information. The units forward on the cascade packets with headers that identify a destination port and the unit on which that port is located and also indicate which units have and have not been traversed by a packet.
摘要翻译：网络单元（例如用于级联堆叠中的开关）被组织以提供双向单向连接形式的级联连接，使得在其普通配置中，每个方向周围存在至少一个并且优选地多于一个单向环级联，每个环包括每个单元上的相应端口。对于每个环，单元上的每个端口通过相应的链路连接到前一单元上的相应端口和随后的单元。在各种操作故障的情况下，这些单元提供自愈操作。自修复操作包括以故障为单位的分组的环回，并且对其他单元进行分组交换过程的旁路。这些单元包括控制逻辑，用于传递包含与它们之间的单元和链接相关的状态信息的控制帧，并且用于与CPU协作以控制切换引擎以根据该状态信息执行自愈操作。单元在级联数据包上转发标识目的端口和该端口所在单元的报头，并指示哪些单元已经和没有被数据包遍历。

3. 发明授权

US08879444B2 Cascade system for network units 有权
标题翻译：级联系统为网络单元
公开(公告)号：US08879444B2
公开(公告)日：2014-11-04
申请号：US13526251
申请日：2012-06-18
申请人： Bryan J Donoghue , Quang T Tran , Eugene O'Neill , David J Law , Paul J Moran , Edele O'Malley , Jerome Nolan , Kam Choi , Maurice A Goodfellow
发明人： Bryan J Donoghue , Quang T Tran , Eugene O'Neill , David J Law , Paul J Moran , Edele O'Malley , Jerome Nolan , Kam Choi , Maurice A Goodfellow
IPC分类号： H04B7/00 , H04L12/433
CPC分类号： H04L12/433
摘要： In one embodiment, a method is described for detecting an operational failure between the network unit and an adjacent network unit in the stack; controlling the switching engine to redirect packets which would otherwise be sent from a particular port to the adjacent network unit to be forwarded from another port to be sent to a different network unit in the stack; and entering the switching engine into a bypass mode in response to control data indicating an operational failure between at least two other network units in the stack to cause packets to be forwarded without being re-directed by the switching engine.
摘要翻译：在一个实施例中，描述了一种用于检测网络单元和堆叠中的相邻网络单元之间的操作故障的方法; 控制交换引擎将否则将从特定端口发送到相邻网络单元的分组，以从要发送到堆栈中的不同网络单元的另一端口转发; 以及响应于指示所述堆叠中的至少两个其他网络单元之间的操作故障的控制数据，将所述交换引擎进入旁路模式，以使转发引擎不重新引导分组。

4. 发明授权

US07167441B2 Cascade control system for network units 有权
标题翻译：网络单元级联控制系统
公开(公告)号：US07167441B2
公开(公告)日：2007-01-23
申请号：US10067965
申请日：2002-02-08
申请人： Bryan J Donoghue , Eugene O'Neill , Edele O'Malley , Paul J Moran , Kam Choi , Jerome Nolan
发明人： Bryan J Donoghue , Eugene O'Neill , Edele O'Malley , Paul J Moran , Kam Choi , Jerome Nolan
IPC分类号： H04L12/28 , H04L12/56 , H04J3/00
CPC分类号： H04L12/433
摘要： Cascade control logic for use in a switch or other network unit that can be used in a cascaded stack can maintain normally a point-to-point half-duplex connection for control data with each of the next preceding and next succeeding units in the cascade. Each cascade logic device is organised so that for one direction, conveniently called the up direction, a device is a master and in the other direction the device is a slave in respect of the control path. A control device will generate master control frames in the up direction and deliver slave control frames in the down direction. The control device is organised so that in the absence of reception of valid control frames on a control link control data which would otherwise be sent out on that link is looped back within the control device. In this manner the control device can maintain under normal circumstances two virtual control channels which can ‘self-heal’ notwithstanding the failure or powering-down of a unit in the cascade.Status information represented by the control frames can be used to control a switching engine to provide self healing of the data path in the cascade.
摘要翻译：用于在级联堆叠中使用的交换机或其他网络单元中的级联控制逻辑可以正常地维护级联中的下一个前一个和后续单元中的每一个的控制数据的点对点半双工连接。每个级联逻辑器件被组织成使得对于一个方向，方便地称为向上方向，器件是主器件，并且在另一方向上，器件是关于控制路径的从器件。控制装置将沿向上方向产生主控制帧，并向下传送从控制帧。控制装置被组织成使得在没有接收到控制链路上的有效控制帧的情况下，否则将在该链路上发送的控制数据环回到控制装置内。以这种方式，控制装置可以在正常情况下维持两个虚拟控制通道，即使在级联中的单元发生故障或断电，它们也可“自愈”。由控制帧表示的状态信息可用于控制切换引擎以提供级联中的数据路径的自愈。

5. 外观设计

USD465772S1 Printed circuit board 失效
标题翻译：印刷电路板
公开(公告)号：USD465772S1
公开(公告)日：2002-11-19
申请号：US29148797
申请日：2001-09-28
申请人： Alan R Poulter , Richard N Bayfield , Bryan J Donoghue , Mark A Bobbitt , David J Law , Edward Turner
设计人： Alan R Poulter , Richard N Bayfield , Bryan J Donoghue , Mark A Bobbitt , David J Law , Edward Turner

6. 发明授权

US06399890B1 Printed circuit board having dual purpose profile 失效
标题翻译：具有双重目的的印刷电路板
公开(公告)号：US06399890B1
公开(公告)日：2002-06-04
申请号：US09953275
申请日：2001-09-17
申请人： Alan R Poulter , Richard N Bayfield , Bryan J Donoghue , Mark A Bobbitt , David J Law , Edward Turner
发明人： Alan R Poulter , Richard N Bayfield , Bryan J Donoghue , Mark A Bobbitt , David J Law , Edward Turner
IPC分类号： H05K116
CPC分类号： H05K1/117 , H05K1/0295 , H05K2201/09145 , H05K2201/09954
摘要： A printed circuit board which has in a first edge a first notch and a second notch a first predetermined distance apart and along said first edge between said first and second notches a plurality of terminal pads in a broadside array, the first edge including a third notch spaced from the second notch and disposed a second predetermined distance, greater than the first predetermined distance, from said first notch, the board having along and adjacent the first edge between the second and third notches a second plurality of terminal pads arranged in a respective broadside array.
摘要翻译：一种印刷电路板，其在第一边缘具有第一切口和第二切口，所述第一切口和所述第二切口相隔第一预定距离，并且沿着所述第一和第二切口之间的所述第一边缘具有宽侧阵列中的多个端子焊盘，所述第一边缘包括第三切口与所述第二凹口间隔开并且设置有大于所述第一凹口的第一预定距离的第二预定距离，所述板沿所述第二凹槽和所述第二凹槽之间沿着所述第一边缘并且邻近所述第一边缘，所述第二边缘布置在相应的宽边中数组。

7. 发明授权

US07248573B2 Interface system for wireless node and network node 失效
标题翻译：无线节点和网络节点的接口系统
公开(公告)号：US07248573B2
公开(公告)日：2007-07-24
申请号：US09909759
申请日：2001-07-23
申请人： Lee C Harrison , Edward Turner , Bryan J Donoghue , Tin Lam , Benjamin J O Kerr
发明人： Lee C Harrison , Edward Turner , Bryan J Donoghue , Tin Lam , Benjamin J O Kerr
IPC分类号： H04Q7/24
CPC分类号： H04L12/4633 , H04L12/4625 , H04W4/18
摘要： An interface between a wireless node and a network node includes an encapsulator for temporarily converting data frames into Ethernet frames for the link between the two nodes and de-encapsulating the Ethernet frames before the data is processed at the network node.
摘要翻译：无线节点和网络节点之间的接口包括用于将数据帧临时转换为用于两个节点之间的链路的以太网帧并在数据在网络节点处理之前解封装以太网帧的封装器。

8. 发明授权

US06751700B2 Date processor and storage system including a set associative cache with memory aliasing 失效
标题翻译：日期处理器和存储系统，包括具有存储器混叠的集合关联高速缓存
公开(公告)号：US06751700B2
公开(公告)日：2004-06-15
申请号：US09822244
申请日：2001-04-02
申请人： Bryan J Donoghue , Lee C Harrison , Edward Turner , Tin Lam , Victoria A Griffiths
发明人： Bryan J Donoghue , Lee C Harrison , Edward Turner , Tin Lam , Victoria A Griffiths
IPC分类号： G06F1200
CPC分类号： G06F12/0835 , G06F12/0864
摘要： A data processor and storage system which comprises a data processor, a cache memory and a main memory is arranged so that the addressing of the main memory produces a multiplicity of spaced aliases, the multiplicity being greater than the set-associativity of the cache memory. The cache memory may be a multiple way set associative cache memory with the system including a round robin allocator for controlling the storing of successive data items in the different ways of the set associative cache. The cache may also be a direct mapped cache having single way set-associativity so that the round robin allocator is not required. The system may also include a direct memory access (DMA) device for copying data items into the memory. The memory may be a buffer memory which is divided into a plurality of packet buffers.
摘要翻译：包括数据处理器，高速缓冲存储器和主存储器的数据处理器和存储系统被布置成使得主存储器的寻址产生多个间隔的别名，多重性大于高速缓存存储器的集合关联性。高速缓冲存储器可以是多路集相关高速缓冲存储器，其中该系统包括循环分配器，用于以不同的方式对该组关联高速缓存存储连续的数据项。高速缓存还可以是具有单向集合关联性的直接映射高速缓存，从而不需要循环分配器。该系统还可以包括用于将数据项复制到存储器中的直接存储器访问（DMA）设备。存储器可以是被分成多个分组缓冲器的缓冲存储器。

9. 发明授权

US06882622B1 Flow control system for network devices 有权
标题翻译：网络设备流量控制系统
公开(公告)号：US06882622B1
公开(公告)日：2005-04-19
申请号：US09630955
申请日：2000-08-02
申请人： Bryan J Donoghue
发明人： Bryan J Donoghue
IPC分类号： H04L12/801 , H04L12/825 , H04L12/835 , H04J1/16 , H04J3/14
CPC分类号： H04L47/10 , H04L47/266 , H04L47/29 , H04L47/30
摘要： A network device which includes means for receiving data packets over a link, a memory for the packets, means for providing an indication that the occupancy of the memory is less than a first watermark, and means responsive to the indication for providing a sequence of pause frames comprising an alternating sequence of XOFF frames defining a very long cessation of the sending of packets and XON frames defining substantially zero cessation of the sending of packets. The means for providing the pause frames is responsive to the increase of the occupancy of the memory above a selected watermark to cease the provision of the sequence of pause frames.
摘要翻译：一种网络设备，其包括用于通过链路接收数据分组的装置，用于所述分组的存储器，用于提供所述存储器的占用小于第一水印的指示的装置，以及响应于所述指示以提供暂停序列的装置帧，其包括XOFF帧的交替序列，其定义了发送分组的非常长的停止以及定义基本上零停止分组的发送的XON帧。用于提供暂停帧的装置响应于在所选水印之上的存储器占用的增加以停止提供暂停帧序列。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式