会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明申请
    • SYSTEMS AND METHODS FOR SECURING A PROGRAMMABLE DEVICE AGAINST AN OVER-VOLTAGE ATTACK
    • 用于安全防止过电压攻击的可编程器件的系统和方法
    • US20120275077A1
    • 2012-11-01
    • US13097313
    • 2011-04-29
    • Bruce B. PedersenDirk A. Reese
    • Bruce B. PedersenDirk A. Reese
    • H02H9/04
    • G11C7/24H03K19/17768
    • Systems and methods are disclosed for securing a programmable integrated circuit device against an over-voltage attack. Generally, programmable devices, such as FPGAs, contain volatile memory registers that may store sensitive information. To prevent tampering and/or reverse engineering of such a programmable device, an over-voltage detection circuit may be employed to disable the device and/or erase the sensitive information stored on the device when an over-voltage attack is suspected. In particular, once the over-voltage detection circuit detects that the voltage applied to the programmable device exceeds a trigger voltage, it may cause logic circuitry to erase the sensitive information stored on the device. Desirably, the over-voltage detection circuit includes components arranged in such a way as to render current consumption negligible when the voltage applied to the programmable device, e.g., by a battery, remains below the trigger voltage.
    • 公开了用于保护可编程集成电路装置免受过电压攻击的系统和方法。 通常,可编程器件(如FPGA)包含可能存储敏感信息的易失性存储器寄存器。 为了防止这种可编程设备的篡改和/或逆向工程,当怀疑有过电压攻击时,可以采用过电压检测电路来禁止该设备和/或擦除存储在设备上的敏感信息。 特别地,一旦过电压检测电路检测到施加到可编程器件的电压超过触发电压,则可能导致逻辑电路擦除存储在器件上的敏感信息。 期望地,过电压检测电路包括以下方式布置的组件,即当例如通过电池施加到可编程器件的电压保持低于触发电压时,电流消耗可以忽略不计。
    • 3. 发明授权
    • Systems and methods for securing a programmable device against an over-voltage attack
    • 用于保护可编程设备免受过电压攻击的系统和方法
    • US08605401B2
    • 2013-12-10
    • US13097313
    • 2011-04-29
    • Bruce B. PedersenDirk A. Reese
    • Bruce B. PedersenDirk A. Reese
    • H02H3/20
    • G11C7/24H03K19/17768
    • Systems and methods are disclosed for securing a programmable integrated circuit device against an over-voltage attack. Generally, programmable devices, such as FPGAs, contain volatile memory registers that may store sensitive information. To prevent tampering and/or reverse engineering of such a programmable device, an over-voltage detection circuit may be employed to disable the device and/or erase the sensitive information stored on the device when an over-voltage attack is suspected. In particular, once the over-voltage detection circuit detects that the voltage applied to the programmable device exceeds a trigger voltage, it may cause logic circuitry to erase the sensitive information stored on the device. Desirably, the over-voltage detection circuit includes components arranged in such a way as to render current consumption negligible when the voltage applied to the programmable device, e.g., by a battery, remains below the trigger voltage.
    • 公开了用于保护可编程集成电路装置免受过电压攻击的系统和方法。 通常,可编程器件(如FPGA)包含可能存储敏感信息的易失性存储器寄存器。 为了防止这种可编程设备的篡改和/或逆向工程,当怀疑有过电压攻击时,可以采用过电压检测电路来禁止该设备和/或擦除存储在设备上的敏感信息。 特别地,一旦过电压检测电路检测到施加到可编程器件的电压超过触发电压,则可能导致逻辑电路擦除存储在器件上的敏感信息。 期望地,过电压检测电路包括以下方式布置的组件,即当例如通过电池施加到可编程器件的电压保持低于触发电压时,电流消耗可以忽略不计。
    • 6. 发明申请
    • SYSTEMS AND METHODS FOR PREVENTING DATA REMANENCE IN MEMORY SYSTEMS
    • 用于防止记忆系统中的数据存在的系统和方法
    • US20120274353A1
    • 2012-11-01
    • US13098012
    • 2011-04-29
    • Bruce B. PedersenDirk A. Reese
    • Bruce B. PedersenDirk A. Reese
    • H03K19/177G11C7/00G11C7/10
    • G06F21/79G06F21/76G11C7/20G11C11/419
    • Methods, circuits, and systems for preventing data remanence in memory systems are provided. Original data is stored in a first memory, which may be a static random access memory (SRAM). Data is additionally stored in a second memory. Data in the first memory is periodically inverted, preventing data remanence in the first memory. The data in the second memory is periodically inverted concurrently with the data in the first memory. The data in the second memory is used to keep track of the inversion state of the data in the first memory. The original data in the first memory can be reconstructed performing a logical exclusive-OR operation between the data in the first memory and the data in the second memory.
    • 提供了用于防止存储器系统中的数据剩余的方法,电路和系统。 原始数据存储在第一存储器中,其可以是静态随机存取存储器(SRAM)。 数据另外存储在第二个存储器中。 周期性地反转第一存储器中的数据,从而防止第一存储器中的数据剩余。 第二存储器中的数据与第一存储器中的数据周期性地反转。 第二存储器中的数据用于跟踪第一存储器中的数据的反转状态。 第一存储器中的原始数据可被重构,执行第一存储器中的数据和第二存储器中的数据之间的逻辑异或运算。
    • 9. 发明授权
    • Method and apparatus for securing programming data of a programmable device
    • 用于保护可编程设备的编程数据的方法和装置
    • US08627105B2
    • 2014-01-07
    • US13097205
    • 2011-04-29
    • Dirk A. ReeseJuJu Joyce
    • Dirk A. ReeseJuJu Joyce
    • G06F21/00
    • G06F21/76
    • Configuration data for a programmable integrated circuit device is at least partially encrypted according to at least one encryption scheme. A plurality of key stores store a plurality of decryption keys for the at least one encryption scheme. Control circuitry identifies a required key from the at least partially encrypted configuration data and generates a key selection signal. Key selection circuitry responsive to the key selection signal reads the plurality of key stores and provides the required key to the control circuitry. The control circuitry may include decryption circuitry that decrypts the at least partially encrypted configuration data using the required key. In some embodiments, different portions of the configuration data, which may represent separate partial reconfigurations of the device, require different decryption keys. Keys may be generated from combinations of the contents of the key stores.
    • 根据至少一种加密方案,可编程集成电路设备的配置数据至少部分地被加密。 多个密钥存储器存储用于至少一个加密方案的多个解密密钥。 控制电路从至少部分加密的配置数据中识别所需的密钥,并产生密钥选择信号。 响应于键选择信号的键选择电路读取多个键存储并将所需的键提供给控制电路。 控制电路可以包括使用所需密钥解密至少部分加密的配置数据的解密电路。 在一些实施例中,可以表示设备的单独的部分重新配置的配置数据的不同部分需要不同的解密密钥。 密钥可以从密钥存储的内容的组合生成。
    • 10. 发明申请
    • PARTIAL RECONFIGURATION CIRCUITRY
    • 部分重构电路
    • US20130162290A1
    • 2013-06-27
    • US13481506
    • 2012-05-25
    • Balaji MargabanduDirk A. ReeseLeo Min MaungNinh D. Ngo
    • Balaji MargabanduDirk A. ReeseLeo Min MaungNinh D. Ngo
    • H03K19/173
    • H03K19/17756H03K19/1776
    • Integrated circuits may include partial reconfiguration (PR) circuitry for reconfiguring a portion of a memory array. The PR circuitry may include a host circuit, a control circuit, an address register, and first, second, and third data registers. The host circuit may send a series of PR instructions to the control circuit. The control circuit may include a decompression circuit for decompressing compressed instructions, a decryption circuit for decrypting encrypted instructions, an error checking circuit for detecting errors in the instructions, and a logic circuit. The address register may select a desired frame. The selected frame may be loaded into the third data register. The contents of the third data register may be shifted into the first data register. The contents of the first data register may be modified according to a desired logic function using the logic circuit, shifted into the second data register, and written into the selected frame.
    • 集成电路可以包括用于重新配置存储器阵列的一部分的部分重配置(PR)电路。 PR电路可以包括主机电路,控制电路,地址寄存器以及第一,第二和第三数据寄存器。 主机电路可以向控制电路发送一系列PR指令。 控制电路可以包括用于解压缩压缩指令的解压缩电路,用于解密加密指令的解密电路,用于检测指令中的错误的错误检查电路和逻辑电路。 地址寄存器可以选择所需的帧。 所选择的帧可以被加载到第三数据寄存器中。 第三数据寄存器的内容可以被移位到第一数据寄存器中。 可以使用移入第二数据寄存器的逻辑电路根据期望的逻辑功能修改第一数据寄存器的内容,并写入所选择的帧。