会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Methods and apparatus for interfacing a plurality of encoded serial data streams to a serializer/deserializer circuit
    • 用于将多个编码的串行数据流连接到串行器/解串行器电路的方法和装置
    • US07492291B2
    • 2009-02-17
    • US11741789
    • 2007-04-30
    • Brian MurrayJacobo RiescoGregory W. SheetsLane A. Smith
    • Brian MurrayJacobo RiescoGregory W. SheetsLane A. Smith
    • H03M9/00
    • H04L25/4908H03M5/145H04L25/03866H04L49/351
    • Methods and apparatus are provided for interfacing a plurality of encoded serial data streams, such as Serial Gigabit Media Independent Interface streams, to a serializer/deserializer circuit. A plurality of encoded serial data streams are transmitted by receiving the plurality of encoded serial data streams that have been encoded using an encoding scheme that provides a substantially uniform distribution of a first code and a second code; marking at least one of the encoded serial data streams (such as changing a first code to a predefined code); and combining at least two of the plurality of encoded serial data streams into a single data stream. A plurality of encoded serial data streams are received by receiving a single data stream comprised of the plurality of encoded serial data streams; detecting a mark in the single data stream; demultiplexing the single data stream into the plurality of encoded serial data streams based on the mark; and providing the demultiplexed plurality of encoded serial data streams to a decoder that decodes the plurality of encoded serial data streams using a decoding scheme that provides a substantially uniform distribution of a first code and a second code.
    • 提供了用于将多个编码的串行数据流(诸如串行千兆位媒体独立接口流)连接到串行器/解串行器电路的方法和装置。 通过接收已经使用提供第一代码和第二代码的基本均匀分布的编码方案来编码的多个编码串行数据流来发送多个编码串行数据流; 标记编码串行数据流中的至少一个(例如将第一代码改变为预定义的代码); 以及将所述多个编码串行数据流中的至少两个组合成单个数据流。 通过接收由多个编码串行数据流组成的单个数据流来接收多个编码串行数据流; 检测单个数据流中的标记; 基于标记将单个数据流解复用为多个编码串行数据流; 以及将解复用的多个编码的串行数据流提供给使用提供第一代码和第二代码的基本均匀分布的解码方案来解码多个经编码的串行数据流的解码器。
    • 2. 发明申请
    • Methods And Apparatus For Interfacing A Plurality Of Encoded Serial Data Streams To A Serializer/Deserializer Circuit
    • 用于将多个编码串行数据流连接到串行器/解串器电路的方法和装置
    • US20080095218A1
    • 2008-04-24
    • US11741789
    • 2007-04-30
    • Brian MurrayJacobo RiescoGregory W. SheetsLane A. Smith
    • Brian MurrayJacobo RiescoGregory W. SheetsLane A. Smith
    • H04B1/00
    • H04L25/4908H03M5/145H04L25/03866H04L49/351
    • Methods and apparatus are provided for interfacing a plurality of encoded serial data streams, such as Serial Gigabit Media Independent Interface streams, to a serializer/deserializer circuit. A plurality of encoded serial data streams are transmitted by receiving the plurality of encoded serial data streams that have been encoded using an encoding scheme that provides a substantially uniform distribution of a first code and a second code; marking at least one of the encoded serial data streams (such as changing a first code to a predefined code); and combining at least two of the plurality of encoded serial data streams into a single data stream. A plurality of encoded serial data streams are received by receiving a single data stream comprised of the plurality of encoded serial data streams; detecting a mark in the single data stream; demultiplexing the single data stream into the plurality of encoded serial data streams based on the mark; and providing the demultiplexed plurality of encoded serial data streams to a decoder that decodes the plurality of encoded serial data streams using a decoding scheme that provides a substantially uniform distribution of a first code and a second code.
    • 提供了用于将多个编码的串行数据流(诸如串行千兆位媒体独立接口流)连接到串行器/解串行器电路的方法和装置。 通过接收已经使用提供第一代码和第二代码的基本均匀分布的编码方案来编码的多个编码串行数据流来发送多个编码串行数据流; 标记编码串行数据流中的至少一个(例如将第一代码改变为预定义的代码); 以及将所述多个编码串行数据流中的至少两个组合成单个数据流。 通过接收由多个编码串行数据流组成的单个数据流来接收多个编码串行数据流; 检测单个数据流中的标记; 基于标记将单个数据流解复用为多个编码串行数据流; 以及将解复用的多个编码的串行数据流提供给使用提供第一代码和第二代码的基本均匀分布的解码方案来解码多个经编码的串行数据流的解码器。
    • 3. 发明授权
    • Method and apparatus for digital VCDL startup
    • 数字VCDL启动的方法和装置
    • US08219344B2
    • 2012-07-10
    • US12789544
    • 2010-05-28
    • Mohammad S. MobinGregory W. SheetsLane A. SmithPaul H. Tracy
    • Mohammad S. MobinGregory W. SheetsLane A. SmithPaul H. Tracy
    • H03L7/06
    • H03L7/0812
    • Methods and apparatus are provided for improved startup of a voltage controlled delay loop that has an injection clock and a return clock. A control signal is determined for a plurality of delay elements in a voltage controlled delay loop by obtaining a histogram count of a number of occurrences of at least one predefined logic value for a plurality of delay settings of the voltage controlled delay loop; determining a histogram count that approximately corresponds to an alignment of at least one edge in the injection and return clocks; and determining the control signal based on the determined histogram count that approximately corresponds to the alignment. The voltage controlled delay loop can be started using the determined control signal. The histogram count can be obtained for a plurality of PVT combinations and the control signal can then be determined for each PVT combination.
    • 提供了用于改进启动具有注入时钟和返回时钟的电压控制延迟回路的方法和装置。 通过获得针对电压控制的延迟环路的多个延迟设置的至少一个预定逻辑值的出现次数的直方图计数,为电压控制的延迟环路中的多个延迟元件确定控制信号; 确定近似对应于所述注入和返回时钟中的至少一个边缘的对准的直方图计数; 以及基于大致对应于所述对准的所确定的直方图计数来确定所述控制信号。 可以使用所确定的控制信号来开始压控延迟环路。 可以为多个PVT组合获得直方图计数,然后可以为每个PVT组合确定控制信号。
    • 8. 发明授权
    • Multilevel amplitude modulated signaling in fibre channel
    • 光纤通道中的多电平幅度调制信号
    • US07477849B2
    • 2009-01-13
    • US10998679
    • 2004-11-29
    • Ali U. AhmedRobert D. BrinkGregory W. SheetsLane A. Smith
    • Ali U. AhmedRobert D. BrinkGregory W. SheetsLane A. Smith
    • H04B10/02
    • H04L25/4908H04L27/04H04L27/06
    • In a communication system comprising first and second nodes, a multilevel amplitude modulated signaling technique is utilized. The first and second nodes may communicate over a Fibre Channel link or other medium. The first and second nodes comprise respective transmitter and receiver pairs, with the transmitter of the first node configured for communication with the receiver of the second node and the receiver of the first node configured for communication with the transmitter of the second node. The first node is configured to generate a signal for transmission over a serial data channel to the second node, the signal having a multilevel amplitude modulated format in which, within a given clock cycle of the signal, multiple bits are represented by a given signal level.
    • 在包括第一和第二节点的通信系统中,利用多电平幅度调制信令技术。 第一和第二节点可以通过光纤通道链路或其他介质进行通信。 第一和第二节点包括相应的发射机和接收机对,其中第一节点的发射机被配置用于与第二节点的接收机进行通信,并且第一节点的接收机被配置用于与第二节点的发射机进行通信。 第一节点被配置为生成用于通过串行数据信道传输到第二节点的信号,该信号具有多电平幅度调制格式,其中在信号的给定时钟周期内,多个比特由给定的信号电平 。