会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 8. 发明授权
    • Method for heteroepitaxial growth using tensioning layer on rear
substrate surface
    • 使用后衬底表面上的张紧层进行异质外延生长的方法
    • US4830984A
    • 1989-05-16
    • US220917
    • 1988-07-18
    • Andrew J. Purdes
    • Andrew J. Purdes
    • H01L21/20
    • H01L21/02381H01L21/02546H01L21/02658H01L29/7842Y10S148/056Y10S148/072Y10S148/097Y10S148/149Y10S438/933Y10S438/938
    • A method, and products formed by such method, of providing a substantially planar surface to a layer of semiconducting material (24) formed on a first surface of a substrate (20), the substrate having a second surface opposite the first surface. The method comprising forming a layer (22) of a first material on the second surface of the substrate; forming a layer of the semiconducting material (24) on the first surface of the substrate; whereby said layer of said first material exerts a tensioning force on said second surface of the substrate (20) which countereffects a tensioning force exerted on said first surface of said substrate by said layer of semiconductor material (24) so that said first surface of said substrate has a substantially planar form. In some embodiments tensioning forces arise due to differential thermal expansion of said first material and said substrate and said semiconductor material and said substrate.
    • 一种方法以及通过这种方法形成的产品,在基板(20)的第一表面上形成的半导体材料层(24)提供基本平坦的表面,该基板具有与第一表面相对的第二表面。 所述方法包括在所述基板的第二表面上形成第一材料层(22); 在衬底的第一表面上形成半导体材料层(24); 其中所述第一材料的所述层在所述衬底(20)的所述第二表面上施加张力,所述第二表面对由所述半导体材料层(24)施加在所述衬底的所述第一表面上的张力作用,使得所述第一表面的所述第一表面 衬底具有基本上平面的形式。 在一些实施例中,由于所述第一材料和所述衬底以及所述半导体材料和所述衬底的不同的热膨胀,产生张紧力。
    • 10. 发明授权
    • Stress free chip mount and method of manufacture
    • 无应力芯片安装及制造方法
    • US5170329A
    • 1992-12-08
    • US766684
    • 1991-09-27
    • Andrew J. Purdes
    • Andrew J. Purdes
    • H01L23/373H01L23/40
    • H01L23/40H01L23/3732H01L2924/0002Y10T29/4913
    • A chip mount is provided for mounting a chip on a circuit board to reduce stresses caused by thermal expansion mismatch between the chip and the circuit board. The chip mount includes a strip member secured to the chip and a guide layer secured to the circuit board. The guide layer includes slots formed therein for slidably receiving and holding the strip member such that upon expansion or contraction of the chip relative to the circuit board, the strip member slides in the slot to reduced stresses resulting from the expansion or contraction of the chip. The guide layer and the strip member are formed of materials that are generally non-reactive to inhibit bonding of the guide layer to the strip member.
    • 提供了一种芯片安装件,用于将芯片安装在电路板上,以减少由芯片和电路板之间的热膨胀失配引起的应力。 芯片安装件包括固定到芯片的条状部件和固定到电路板的引导层。 引导层包括形成在其中的槽,用于可滑动地容纳和保持条状构件,使得当芯片相对于电路板膨胀或收缩时,条形构件在槽中滑动以减少由于芯片的膨胀或收缩而产生的应力。 引导层和条形部件由通常不反应以防止引导层与条状部件接合的材料形成。