会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • CMOS DEVICE HAVING DIFFERENT NITROGEN AMOUNTS IN NMOS AND PMOS GATE DIELECTRIC LAYERS
    • 在NMOS和PMOS栅介质层中具有不同氮元素的CMOS器件
    • WO2006031425A2
    • 2006-03-23
    • PCT/US2005/030690
    • 2005-08-29
    • TEXAS INSTRUMENTS INCORPORATEDVARGHESE, AjithALSHAREEF, HusamKHAMANKAR, Rajesh
    • VARGHESE, AjithALSHAREEF, HusamKHAMANKAR, Rajesh
    • H01L29/76
    • H01L21/28202H01L21/823857H01L29/513H01L29/518
    • The present invention provides a complementary metal oxide semiconductor (CMOS) device, a method of manufacture therefor, and an integrated circuit including the same. The CMOS device (100), in an example embodiment of the present invention, includes a p-channel metal oxide semiconductor (PMOS) device (120) having a first gate dielectric layer (133) and a first gate electrode layer (138) located over a substrate (110), wherein the first gate dielectric layer (133) has an amount of nitrogen located therein. In addition to the PMOS device (120), the CMOS device further includes an n-channel metal oxide semiconductor (NMOS) device (160) having a second gate dielectric layer (173) and a second gate electrode layer (178) located over the substrate (110), wherein the second gate dielectric layer (173) has a different amount of nitrogen located therein. Accordingly, the present invention allows for the individual tuning of the threshold voltages for the PMOS device (120) and the NMOS device (160).
    • 本发明提供了一种互补金属氧化物半导体(CMOS)器件及其制造方法,以及包括该互补金属氧化物半导体器件的集成电路。 在本发明的示例性实施例中,CMOS器件(100)包括具有第一栅极介电层(133)和位于第一栅极电极层(138)的p沟道金属氧化物半导体(PMOS)器件(120) 在衬底(110)上,其中第一栅极电介质层(133)具有位于其中的一定量的氮。 除了PMOS器件(120)之外,CMOS器件还包括具有第二栅极电介质层(173)和第二栅电极层(178)的n沟道金属氧化物半导体(NMOS)器件(160) 衬底(110),其中所述第二栅极电介质层(173)具有位于其中的不同量的氮。 因此,本发明允许对PMOS器件(120)和NMOS器件(160)的阈值电压进行单独调谐。
    • 2. 发明申请
    • CMOS DEVICE HAVING DIFFERENT NITROGEN AMOUNTS IN NMOS AND PMOS GATE DIELECTRIC LAYERS
    • 在NMOS和PMOS栅介质层中具有不同氮元素的CMOS器件
    • WO2006031425A3
    • 2009-04-16
    • PCT/US2005030690
    • 2005-08-29
    • TEXAS INSTRUMENTS INCVARGHESE AJITHALSHAREEF HUSAMKHAMANKAR RAJESH
    • VARGHESE AJITHALSHAREEF HUSAMKHAMANKAR RAJESH
    • H01L27/10
    • H01L21/28202H01L21/823857H01L29/513H01L29/518
    • The present invention provides a complementary metal oxide semiconductor (CMOS) device, a method of manufacture therefor, and an integrated circuit including the same. The CMOS device (100), in an example embodiment of the present invention, includes a p-channel metal oxide semiconductor (PMOS) device (120) having a first gate dielectric layer (133) and a first gate electrode layer (138) located over a substrate (110), wherein the first gate dielectric layer (133) has an amount of nitrogen located therein. In addition to the PMOS device (120), the CMOS device further includes an n-channel metal oxide semiconductor (NMOS) device (160) having a second gate dielectric layer (173) and a second gate electrode layer (178) located over the substrate (110), wherein the second gate dielectric layer (173) has a different amount of nitrogen located therein. Accordingly, the present invention allows for the individual tuning of the threshold voltages for the PMOS device (120) and the NMOS device (160).
    • 本发明提供了一种互补金属氧化物半导体(CMOS)器件及其制造方法,以及包括该互补金属氧化物半导体器件的集成电路。 在本发明的示例性实施例中,CMOS器件(100)包括具有第一栅极介电层(133)和位于第一栅极电极层(138)的p沟道金属氧化物半导体(PMOS)器件(120) 在衬底(110)上,其中第一栅极电介质层(133)具有位于其中的一定量的氮。 除了PMOS器件(120)之外,CMOS器件还包括具有第二栅极电介质层(173)和第二栅电极层(178)的n沟道金属氧化物半导体(NMOS)器件(160) 衬底(110),其中所述第二栅极电介质层(173)具有位于其中的不同量的氮。 因此,本发明允许对PMOS器件(120)和NMOS器件(160)的阈值电压进行单独调谐。