会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明申请
    • SCHOTTKY CLAMPED RADIO FREQUENCY SWITCH
    • SCHOTTKY钳位无线电频率开关
    • WO2016044213A1
    • 2016-03-24
    • PCT/US2015/050096
    • 2015-09-15
    • SILANNA SEMICONDUCTOR U.S.A., INC.
    • NYGAARD, Paul A.
    • H01L29/872H01L29/02
    • H01L27/1203H01L21/84H01L27/0629H01L27/0727H01L29/47H01L29/665H01L29/7833H01L29/7839H01L29/78615
    • Various methods and devices that involve radio frequency (RF) switches with clamped bodies are provided. An exemplary RF switch with a clamped body comprises a channel that separates a source and a drain. The RF switch also comprises a clamp region that spans the channel, extends into the source and drain, and has a lower dopant concentration than both the source and drain. The RF switch also comprises a pair of matching silicide regions formed on either side of the channel and in contact with the clamp region. The clamp region forms a pair of Schottky diode barriers with the pair of matching silicide regions. The RF switch can operate in a plurality of operating modes. The pair of Schottky diode barriers provide a constant sink for accumulated charge in the clamped body that is independent of the operating mode in which the RF switch is operating.
    • 提供了涉及具有夹持体的射频(RF)开关的各种方法和装置。 具有夹持体的示例性RF开关包括分离源极和漏极的沟道。 RF开关还包括跨越沟道的夹持区域,延伸到源极和漏极中,并且具有比源极和漏极都更低的掺杂剂浓度。 RF开关还包括一对匹配的硅化物区域,形成在通道的任一侧并与夹持区域接触。 夹持区域形成一对具有一对匹配硅化物区域的肖特基二极管屏障。 RF开关可以以多种工作模式工作。 这对肖特基二极管屏障为夹紧体内的累积电荷提供恒定的吸收,独立于RF开关工作的工作模式。
    • 7. 发明专利
    • 高密度單電晶體反熔絲記憶體單元
    • 高密度单晶体管反熔丝内存单元
    • TW201611015A
    • 2016-03-16
    • TW104115038
    • 2015-05-12
    • 瑟藍納半導體美國股份有限公司SILANNA SEMICONDUCTOR U.S.A., INC.
    • 尼加德 保羅ANYGAARD, PAUL A.
    • G11C17/16H01L27/105
    • H01L27/11206G11C17/16H01L21/84H01L23/5252H01L27/1203H01L29/8611H01L2924/0002H01L2924/00
    • 本發明揭示涉及單電晶體二極體連接反熔絲記憶體單元的多個方法及裝置。一示例性記憶體單元包括一薄閘極絕緣體。該記憶體單元亦包括一第一導電類型之一塊體區,其與該薄閘極絕緣體之一第一側接觸。該記憶體單元亦包括該第一導電類型之一多晶矽閘極電極,其與該薄閘極絕緣體之一第二側接觸。該記憶體單元亦包括一第二導電類型之一源極區,其在一接面處與該塊體區接觸。該多晶矽閘極電極及該源極區操作地耦合至藉由熔斷該薄閘極絕緣體而定址該記憶體單元之一程式化電壓源。該接面形成該記憶體單元之一二極體。該塊體區可位於一絕緣體結構上一半導體之一作用層中。
    • 本发明揭示涉及单晶体管二极管连接反熔丝内存单元的多个方法及设备。一示例性内存单元包括一薄闸极绝缘体。该内存单元亦包括一第一导电类型之一块体区,其与该薄闸极绝缘体之一第一侧接触。该内存单元亦包括该第一导电类型之一多晶硅闸极电极,其与该薄闸极绝缘体之一第二侧接触。该内存单元亦包括一第二导电类型之一源极区,其在一接面处与该块体区接触。该多晶硅闸极电极及该源极区操作地耦合至借由熔断该薄闸极绝缘体而寻址该内存单元之一进程化电压源。该接面形成该内存单元之一二极管。该块体区可位于一绝缘体结构上一半导体之一作用层中。
    • 10. 发明申请
    • LOW POWER EXTERNALLY BIASED POWER-ON-RESET CIRCUIT
    • 低功耗外部偏置上电复位电路
    • WO2016057710A1
    • 2016-04-14
    • PCT/US2015/054548
    • 2015-10-07
    • SILANNA SEMICONDUCTOR U.S.A., INC.
    • LOU, Perry
    • H03K17/22
    • H03K17/223H03K2217/0036
    • Various methods and devices that involve power-on-reset (POR) circuits are disclosed herein. An exemplary POR circuit for generating a POR signal upon detecting that a supply voltage has reached a desired level comprises a sense circuit and a delayed buffer. The sense circuit comprises: (i) an inverter powered by a known bias voltage; (ii) a feedback circuit powered by the supply voltage; and (iii) an output node of the sense circuit that experiences a voltage transition when the supply voltage has reached the desired level. The delayed buffer is coupled to the output node of the sense circuit that generates the POR signal in response to the voltage transition. The feedback circuit shuts off the sense circuit in response to the voltage transition. The POR circuit generates the POR signal for a local system. The known bias voltage is provided by an external system.
    • 本文公开了涉及上电复位(POR)电路的各种方法和装置。 用于在检测到电源电压达到期望电平时产生POR信号的示例性POR电路包括检测电路和延迟缓冲器。 感测电路包括:(i)由已知偏置电压供电的逆变器; (ii)由电源电压供电的反馈电路; 和(iii)感测电路的输出节点,当电源电压达到期望的水平时,其经历电压转变。 延迟缓冲器耦合到感测电路的输出节点,其响应于电压转换而产生POR信号。 反馈电路响应于电压转换而关闭感测电路。 POR电路为本地系统生成POR信号。 已知的偏置电压由外部系统提供。