会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Random number generator
    • 随机数发生器
    • US07146392B2
    • 2006-12-05
    • US10604178
    • 2003-06-30
    • Riyon W. HardingKarl V. SwankeSebastian T. Ventrone
    • Riyon W. HardingKarl V. SwankeSebastian T. Ventrone
    • G06F1/02
    • G06F7/588H04L9/0869
    • A random number generator (10) comprising a plurality of voltage islands (12) on a chip (14), one or more latches (16) located on each of plurality of voltage islands (12), with one or more latches (16) adapted to capture the voltage value of the respective voltage island on which they are located as an input value of one or more latches (16), a control circuit (18) for randomly controlling the state of each of plurality of voltage islands (12) and for capturing an output value for each of one or more latches (16), and a conversion circuit (20) for producing decimal numbers from the output value for each of one or more latches (16). In one embodiment, control circuit (18) includes two or more clocks (30), a multiplexer (32) for each of plurality of voltage islands (12), and an enable circuit (34) for each of plurality of voltage islands (12).
    • 一种随机数发生器(10),包括位于芯片(14)上的多个电压岛(12),位于多个电压岛(12)中的每一个上的一个或多个锁存器(16),其中一个或多个锁存器(16) 适于捕获它们所位于的各个电压岛的电压值作为一个或多个锁存器(16)的输入值,用于随机地控制多个电压岛(12)中的每一个的状态的控制电路(18) 并且用于捕获一个或多个锁存器(16)中的每一个的输出值,以及用于根据一个或多个锁存器(16)中的每一个的输出值产生十进制数的转换电路(20)。 在一个实施例中,控制电路(18)包括两个或多个时钟(30),用于多个电压岛(12)中的每一个的复用器(32)和用于多个电压岛(12)中的每一个的使能电路(34) )。
    • 2. 发明授权
    • Wireless communication system within a system on a chip
    • 芯片内系统内的无线通信系统
    • US07103320B2
    • 2006-09-05
    • US10249568
    • 2003-04-19
    • Kenneth J GoodnowRiyon W HardingCharles J MasenasJason M NormanSebastian T Ventrone
    • Kenneth J GoodnowRiyon W HardingCharles J MasenasJason M NormanSebastian T Ventrone
    • H04B1/00H04B7/00
    • H04B1/38
    • A communication system (8) for transmitting data between cores (10) embedded in an integrated circuit on a silicon chip (12). Communication system (8) includes transmitter circuitry (24) for wirelessly transmitting data between cores (10) and receiver circuitry (26) for wirelessly receiving the transmission of data from other cores. Both transmitter circuitry (24) and receiver circuitry (26) may include of a phase-locked loop circuit (28, 30) having a voltage-controlled oscillator (36). Each core (10) may transmit and receive data on a unique frequency with respect to other cores embedded in an integrated circuit on a silicon chip (12) or transmit and receive data on the same frequency as other cores embedded in an integrated circuit on a silicon chip (12). Groups of cores (17) may share transmitter and receiver circuitry (24 and 26).
    • 一种用于在嵌入在硅芯片(12)上的集成电路中的核心(10)之间传输数据的通信系统(8)。 通信系统(8)包括用于在核心(10)和接收机电路(26)之间无线传输数据的发射机电路(24),用于无线地接收来自其他核心的数据传输。 发射机电路(24)和接收机电路(26)可以包括具有压控振荡器(36)的锁相环电路(28,30)。 每个核心(10)可以相对于嵌入在硅芯片(12)上的集成电路中的其它核心的唯一频率发送和接收数据,或者发送和接收与嵌入在集成电路中的其他核心相同的频率的数据 硅芯片(12)。 核心组(17)可以共享发射机和接收机电路(24和26)。
    • 3. 发明授权
    • Multiprocessor code fix using a local cache
    • 使用本地缓存的多处理器代码修复
    • US07249279B2
    • 2007-07-24
    • US10707304
    • 2003-12-04
    • Kenneth J. GoodnowRiyon W. Harding
    • Kenneth J. GoodnowRiyon W. Harding
    • G06K11/00
    • G06F8/65
    • Operating code fixes are supplied to multiple processors utilizing the same operating code by storing the correction code fixes in a central RAM, and distributing the code fixes over a dedicated code fix bus to a local cache for each processor. The first processor encountering a code fix requests the code fix from the RAM, which then distributes the code fix over the code fix bus to all of the local caches which are automatically updated with the new code. The system is particularly applicable to an integrated circuit having multiple processors fabricated on a chip, wherein the RAM is on-chip and is connected to an off-chip EEPROM that loads corrected code fixes to the on-chip RAM at power-up.
    • 通过将修正代码修正存储在中央RAM中并将专用代码修复总线上的代码修正分配给每个处理器的本地高速缓存,将操作代码修复程序提供给使用相同操作代码的多个处理器。 遇到代码修复的第一个处理器从RAM请求代码修复,然后将代码修复总线分配给所有使用新代码自动更新的本地缓存。 该系统特别适用于具有在芯片上制造的多个处理器的集成电路,其中RAM是芯片上的,并且连接到片外EEPROM,其在加电时将校正的代码固定件加载到片上RAM。