专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20070211070A1 Texture unit for multi processor environment 审中-公开
标题翻译：纹理单元用于多处理器环境
公开(公告)号：US20070211070A1
公开(公告)日：2007-09-13
申请号：US11374458
申请日：2006-03-13
申请人： Richard Stenson
发明人： Richard Stenson
IPC分类号： G09G5/00
CPC分类号： G06T15/04
摘要： Methods and apparatus for performing texture mapping of pixel data are disclosed. A block of texture fetches is received with a co-processor element having a local memory. Each texture fetch includes pixel coordinates for a pixel in an image. The co-processor element determines one or more corresponding blocks of a texture stored in the main memory from the pixel coordinates of each texture fetch and a number of blocks NB that make up the texture. Each texture block contains all mipmap levels of the texture and N is chosen such that a number N of the blocks can be cached in a local store of the co-processor element, where N is less than NB. One or more of the corresponding blocks of the texture are loaded to the local memory if they are not currently loaded in the local memory. The co-processor element performs texture filtering with one or more of the texture blocks in the local memory to generate a pixel value corresponding to one of the texture fetches.
摘要翻译：公开了用于执行像素数据的纹理映射的方法和装置。接收具有本地存储器的协处理器元件的纹理提取块。每个纹理提取包括图像中像素的像素坐标。协处理器元件根据每个纹理提取的像素坐标和构成纹理的块NB的数量确定存储在主存储器中的纹理的一个或多个相应块。每个纹理块包含纹理的所有mipmap级别，并且选择N，使得可以将N个块缓存在协处理器元件的本地存储中，其中N小于NB。如果纹理中的一个或多个对应的块当前没有加载到本地存储器中，则将其加载到本地存储器中。协处理器元件利用本地存储器中的一个或多个纹理块执行纹理过滤，以生成与其中一个纹理提取相对应的像素值。

2. 发明申请

US20070074221A1 Cell processor task and data management 有权
标题翻译：单元处理器任务和数据管理
公开(公告)号：US20070074221A1
公开(公告)日：2007-03-29
申请号：US11238095
申请日：2005-09-27
申请人： Richard Stenson , John Bates
发明人： Richard Stenson , John Bates
IPC分类号： G06F9/46
CPC分类号： G06F9/5044 , G06F2209/5017 , G06F2212/251 , G06F2212/253
摘要： Cell processor task and data management systems methods and apparatus are disclosed. A cell processor divides an event that event requires more memory space than is available in a local storage of a synergistic processing element (SPE) into two or more segments. Each segment has a segment size that is less than or the same as an amount of memory space available in the local storage. The segments are processed with one or more SPE of the cell processor to produce two or more corresponding outputs.
摘要翻译：公开了小区处理器任务和数据管理系统的方法和装置。单元处理器分配事件，该事件需要比在协同处理元件（SPE）的本地存储器中可用的更多存储器空间到两个或更多个段。每个段具有小于或等于本地存储中可用的内存空间量的段大小。用单元处理器的一个或多个SPE处理段以产生两个或更多个对应的输出。

3. 发明申请

US20070074207A1 SPU task manager for cell processor 有权
标题翻译： SPU单元处理器任务管理器
公开(公告)号：US20070074207A1
公开(公告)日：2007-03-29
申请号：US11238087
申请日：2005-09-27
申请人： John Bates , Payton White , Richard Stenson , Howard Berkey , Atilla Vass , Mark Cerny , John Morgan
发明人： John Bates , Payton White , Richard Stenson , Howard Berkey , Atilla Vass , Mark Cerny , John Morgan
IPC分类号： G06F9/455
CPC分类号： G06F9/5027 , G06F9/4881 , G06F9/5033 , G06F2209/483 , G06F2212/251 , G06F2212/253
摘要： Cell processor task management in a cell processor having a main memory, one or more power processor units (PPU) and one or more synergistic processing units (SPU), each SPU having a processor and a local memory is described. An SPU task manager (STM) running on one or more of the SPUs reads one or more task definitions stored in the main memory into the local memory of a selected SPU. Based on information contained in the task definitions the SPU loads code and/or data related to the task definitions from the main memory into the local memory associated with the selected SPU. The selected SPU then performs one or more tasks using the code and/or data.
摘要翻译：描述具有主存储器，一个或多个功率处理器单元（PPU）和一个或多个协同处理单元（SPU）的单元处理器中的单元处理器任务管理，每个SPU具有处理器和本地存储器。在一个或多个SPU上运行的SPU任务管理器（STM）将存储在主存储器中的一个或多个任务定义读取到所选择的SPU的本地存储器中。基于任务定义中包含的信息，SPU将与主存储器相关的任务定义的代码和/或数据加载到与所选SPU相关联的本地存储器中。所选择的SPU然后使用代码和/或数据执行一个或多个任务。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式